MicroBlaze Processor Reference Guide

2016.3

UG984 (v2016.4) November 30, 2016
Revision History

11/30/2016: Released with Vivado® Design Suite 2016.4 without changes from 2016.3.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>03/20/2013</td>
<td>2013.1</td>
<td>Initial Xilinx release. This User Guide is derived from UG081.</td>
</tr>
<tr>
<td>06/19/2013</td>
<td>2013.2</td>
<td>Updated for Vivado 2013.2 release.</td>
</tr>
<tr>
<td>10/02/2013</td>
<td>2013.3</td>
<td>Updated for Vivado 2013.3 release.</td>
</tr>
<tr>
<td>12/18/2013</td>
<td>2013.4</td>
<td>Updated for Vivado 2013.4 release.</td>
</tr>
<tr>
<td>04/02/2014</td>
<td>2014.1</td>
<td>Updated for Vivado 2014.1 release:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added v9.3 to MicroBlaze release version code in PVR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified availability and behavior of stack protection registers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Corrected description of LMB instruction and data bus exception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Included description of extended debug features, new in version 9.3:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• performance monitoring, program trace and non-intrusive profiling.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Included definition of Reset Mode signals, new in version 9.3.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified how the AXI4-Stream TLAST signal is handled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added UltraScale and updated performance and resource utilization for 2014.1.</td>
</tr>
<tr>
<td>10/01/2014</td>
<td>2014.3</td>
<td>Updated for Vivado 2014.3 release:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Corrected semantic description for PCMPEQ and PCMPNE in Table 2.1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added version 9.4 to MicroBlaze release version code in PVR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Included description of external program trace, new in version 9.4</td>
</tr>
<tr>
<td>04/15/2015</td>
<td>2015.1</td>
<td>Updated for Vivado 2015.1 release:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Included description of 16 word cache line length, new in version 9.5.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added version 9.5 to MicroBlaze release version code in PVR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Corrected description of supported endianness and parameter C_ENDIANNESS.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Corrected description of outstanding reads for instruction and data cache.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated FPGA configuration memory protection document reference [Ref 10].</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Corrected Bus Index Range definitions for Lockstep Comparison in Table 3-14.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified registers altered for IDIV instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Corrected PVR assembler mnemonics for MFS instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Updated performance and resource utilization for 2015.1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added references to training resources.</td>
</tr>
<tr>
<td>04/06/2016</td>
<td>2016.1</td>
<td>Updated for Vivado 2016.1 release:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Included description of address extension, new in version 9.6.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Included description of pipeline pause functionality, new in version 9.6.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Included description of non-secure AXI access support, new in version 9.6.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Included description of hibernate and suspend instructions, new in version 9.6.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added version 9.6 to MicroBlaze release version code in PVR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Corrected references to Table 2-45 and Table 2-46.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Replaced references to the deprecated Xilinx Microprocessor Debugger (XMD) with Xilinx System Debugger (XSDB).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed C code function attributes svc_handler and svc_table_handler.</td>
</tr>
<tr>
<td>Date</td>
<td>Version</td>
<td>Revision</td>
</tr>
<tr>
<td>------------</td>
<td>---------</td>
<td>----------</td>
</tr>
</tbody>
</table>
| 05/10/2016 | 2016.3  | Updated for Vivado 2016.3 release:  
|            |         | • Added description of frequency optimized 8-stage pipeline, new in version 10.0.  
|            |         | • Describe bit field instructions, new in version 10.0.  
|            |         | • Include information on parallel debug interface, new in version 10.0.  
|            |         | • Added version 10.0 to MicroBlaze release version code in PVR.  
|            |         | • Included Spartan-7 target architecture in PVR.  
|            |         | • Updated description of MSR reset value.  
|            |         | • Updated Xilinx automotive applications disclaimer. |
# Table of Contents

## Chapter 1: Introduction
- Guide Contents ................................................................. 6

## Chapter 2: MicroBlaze Architecture
- Overview ............................................................................. 7
- Data Types and Endianness .................................................. 11
- Instructions .......................................................................... 12
- Registers ............................................................................. 23
- Pipeline Architecture .......................................................... 47
- Memory Architecture ............................................................. 50
- Privileged Instructions ............................................................ 52
- Virtual-Memory Management ............................................... 54
- Reset, Interrupts, Exceptions, and Break .............................. 67
- Instruction Cache ................................................................. 76
- Data Cache ........................................................................... 80
- Floating Point Unit (FPU) ....................................................... 84
- Stream Link Interfaces .......................................................... 89
- Debug and Trace .................................................................. 90
- Fault Tolerance ................................................................... 109
- Lockstep Operation .............................................................. 116
- Coherency ............................................................................ 119
- Data Address Extension ........................................................ 122

## Chapter 3: MicroBlaze Signal Interface Description
- Overview .............................................................................. 123
- MicroBlaze I/O Overview ...................................................... 124
- AXI4 and ACE Interface Description .................................. 136
- Local Memory Bus (LMB) Interface Description .................. 142
- Lockstep Interface Description ............................................ 151
- Debug Interface Description ................................................. 156
- Trace Interface Description .................................................. 158
- MicroBlaze Core Configurability .......................................... 161
Chapter 4: MicroBlaze Application Binary Interface

Data Types ................................................................. 172
Register Usage Conventions ........................................... 173
Stack Convention .......................................................... 175
Memory Model ............................................................. 177
Interrupt, Break and Exception Handling ............................ 178

Chapter 5: MicroBlaze Instruction Set Architecture

Notation ............................................................... 180
Formats .............................................................. 182
Instructions ............................................................ 182

Appendix A: Performance and Resource Utilization

Performance ............................................................. 289
Resource Utilization .................................................. 290
IP Characterization and fMAX Margin System Methodology .... 295

Appendix B: Additional Resources and Legal Notices

Xilinx Resources ......................................................... 296
Solution Centers ......................................................... 296
References .............................................................. 296
Training Resources ...................................................... 297
Please Read: Important Legal Notices ............................. 298
Chapter 1

Introduction

The MicroBlaze™ Processor Reference Guide provides information about the 32-bit soft processor, MicroBlaze, which is included in the Vivado® release. The document is intended as a guide to the MicroBlaze hardware architecture.

Guide Contents

This guide contains the following chapters:

- Chapter 2, MicroBlaze Architecture, contains an overview of MicroBlaze features as well as information on Big-Endian and Little-Endian bit-reversed format, 32-bit general purpose registers, cache software support, and AXI4-Stream interfaces.

- Chapter 3, MicroBlaze Signal Interface Description, describes the types of signal interfaces that can be used to connect MicroBlaze.

- Chapter 4, MicroBlaze Application Binary Interface, describes the Application Binary Interface important for developing software in assembly language for the processor.

- Chapter 5, MicroBlaze Instruction Set Architecture, provides notation, formats, and instructions for the Instruction Set Architecture (ISA) of MicroBlaze.

- Appendix A, Performance and Resource Utilization, contains maximum frequencies and resource utilization numbers for different configurations and devices.

- Appendix B, Additional Resources and Legal Notices, provides links to documentation and additional resources.
Chapter 2

MicroBlaze Architecture

This chapter contains an overview of MicroBlaze™ features and detailed information on MicroBlaze architecture including Big-Endian or Little-Endian bit-reversed format, 32-bit general purpose registers, virtual-memory management, cache software support, and AXI4-Stream interfaces.

Overview

The MicroBlaze embedded processor soft core is a reduced instruction set computer (RISC) optimized for implementation in Xilinx® Field Programmable Gate Arrays (FPGAs). Figure 2-1 shows a functional block diagram of the MicroBlaze core.

![MicroBlaze Core Block Diagram](image-url)
Chapter 2: MicroBlaze Architecture

Features

The MicroBlaze soft core processor is highly configurable, allowing you to select a specific set of features required by your design.

The fixed feature set of the processor includes:

- Thirty-two 32-bit general purpose registers
- 32-bit instruction word with three operands and two addressing modes
- Default 32-bit address bus, extensible to 64 bits on the data side
- Single issue pipeline

In addition to these fixed features, the MicroBlaze processor is parameterized to allow selective enabling of additional functionality. Older (deprecated) versions of MicroBlaze support a subset of the optional features described in this manual. Only the latest (preferred) version of MicroBlaze (v10.0) supports all options.

Xilinx recommends that all new designs use the latest preferred version of the MicroBlaze processor.

Table 2-1, page 8 provides an overview of the configurable features by MicroBlaze versions.

**Table 2-1: Configurable Feature Overview by MicroBlaze Version**

<table>
<thead>
<tr>
<th>Feature</th>
<th>v9.2</th>
<th>v9.3</th>
<th>v9.4</th>
<th>v9.5</th>
<th>v9.6</th>
<th>v10.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version Status</td>
<td>deprecated</td>
<td>deprecated</td>
<td>deprecated</td>
<td>deprecated</td>
<td>deprecated</td>
<td>preferred</td>
</tr>
<tr>
<td>Processor pipeline depth</td>
<td>3/5</td>
<td>3/5</td>
<td>3/5</td>
<td>3/5</td>
<td>3/5</td>
<td>3/5/8</td>
</tr>
<tr>
<td>Local Memory Bus (LMB) data side interface</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Local Memory Bus (LMB) instruction side interface</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Hardware barrel shifter</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Hardware divider</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Hardware debug logic</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Stream link interfaces</td>
<td>0-16 AXI</td>
<td>0-16 AXI</td>
<td>0-16 AXI</td>
<td>0-16 AXI</td>
<td>0-16 AXI</td>
<td>0-16 AXI</td>
</tr>
<tr>
<td>Machine status set and clear instructions</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Cache line word length</td>
<td>4, 8</td>
<td>4, 8</td>
<td>4, 8</td>
<td>4, 8, 16</td>
<td>4, 8, 16</td>
<td>4, 8, 16</td>
</tr>
<tr>
<td>Hardware exception support</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Pattern compare instructions</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Floating point unit (FPU)</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Disable hardware multiplier¹</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
</tbody>
</table>
## Table 2-1: Configurable Feature Overview by MicroBlaze Version

<table>
<thead>
<tr>
<th>Feature</th>
<th>MicroBlaze versions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>v9.2</td>
</tr>
<tr>
<td>Hardware debug readable ESR and EAR</td>
<td>Yes</td>
</tr>
<tr>
<td>Processor Version Register (PVR)</td>
<td>option</td>
</tr>
<tr>
<td>Area or speed optimized</td>
<td>option</td>
</tr>
<tr>
<td>Hardware multiplier 64-bit result</td>
<td>option</td>
</tr>
<tr>
<td>LUT cache memory</td>
<td>option</td>
</tr>
<tr>
<td>Floating point conversion and square root instructions</td>
<td>option</td>
</tr>
<tr>
<td>Memory Management Unit (MMU)</td>
<td>option</td>
</tr>
<tr>
<td>Extended stream instructions</td>
<td>option</td>
</tr>
<tr>
<td>Use Cache Interface for All I-Cache Memory Accesses</td>
<td>option</td>
</tr>
<tr>
<td>Use Cache Interface for All D-Cache Memory Accesses</td>
<td>option</td>
</tr>
<tr>
<td>Use Write-back Caching Policy for D-Cache</td>
<td>option</td>
</tr>
<tr>
<td>Branch Target Cache (BTC)</td>
<td>option</td>
</tr>
<tr>
<td>Streams for I-Cache</td>
<td>option</td>
</tr>
<tr>
<td>Victim handling for I-Cache</td>
<td>option</td>
</tr>
<tr>
<td>Victim handling for D-Cache</td>
<td>option</td>
</tr>
<tr>
<td>AXI4 (M_AXI_DP) data side interface</td>
<td>option</td>
</tr>
<tr>
<td>AXI4 (M_AXI_IP) instruction side interface</td>
<td>option</td>
</tr>
<tr>
<td>AXI4 (M_AXI_DC) protocol for D-Cache</td>
<td>option</td>
</tr>
<tr>
<td>AXI4 (M_AXI_IC) protocol for I-Cache</td>
<td>option</td>
</tr>
<tr>
<td>AXI4 protocol for stream accesses</td>
<td>option</td>
</tr>
<tr>
<td>Fault tolerant features</td>
<td>option</td>
</tr>
<tr>
<td>Force distributed RAM for cache tags</td>
<td>option</td>
</tr>
<tr>
<td>Configurable cache data widths</td>
<td>option</td>
</tr>
<tr>
<td>Count Leading Zeros instruction</td>
<td>option</td>
</tr>
<tr>
<td>Memory Barrier instruction</td>
<td>Yes</td>
</tr>
<tr>
<td>Stack overflow and underflow detection</td>
<td>option</td>
</tr>
<tr>
<td>Allow stream instructions in user mode</td>
<td>option</td>
</tr>
<tr>
<td>Lockstep support</td>
<td>option</td>
</tr>
<tr>
<td>Configurable use of FPGA primitives</td>
<td>option</td>
</tr>
</tbody>
</table>
### Table 2-1: Configurable Feature Overview by MicroBlaze Version

<table>
<thead>
<tr>
<th>Feature</th>
<th>v9.2</th>
<th>v9.3</th>
<th>v9.4</th>
<th>v9.5</th>
<th>v9.6</th>
<th>v10.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low-latency interrupt mode</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Swap instructions</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Sleep mode and sleep instruction</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Relocatable base vectors</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>ACE (M_ACE_DC) protocol for D-Cache</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>ACE (M_ACE_IC) protocol for I-Cache</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Extended debug: performance monitoring, program trace, non-intrusive profiling</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Reset mode: enter sleep or debug halt at reset</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Extended debug: external program trace</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Extended data addressing</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>option</td>
<td>option</td>
</tr>
<tr>
<td>Pipeline pause functionality</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Hibernate and suspend instructions</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Non-secure mode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Bit field instructions(^2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>option</td>
</tr>
<tr>
<td>Parallel debug interface</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>option</td>
</tr>
</tbody>
</table>

1. Used for saving DSP48E primitives.
2. Bit field instructions are available when C\_USE\_BARREL = 1.
Data Types and Endianness

MicroBlaze uses Big-Endian or Little-Endian format to represent data, depending on the selected endianness. The parameter `C_ENDIANNESS` is fixed to 1 (little-endian).

The hardware supported data types for MicroBlaze are word, half word, and byte. When using the reversed load and store instructions LHUR, LWR, SHR and SWR, the bytes in the data are reversed, as indicated by the byte-reversed order.

The bit and byte organization for each type is shown in the following tables.

**Table 2-2: Word Data Type**

<table>
<thead>
<tr>
<th>Bit Label</th>
<th>0</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit Significance</td>
<td>MSBit</td>
<td>LSBit</td>
</tr>
</tbody>
</table>

**Table 2-3: Half Word Data Type**

<table>
<thead>
<tr>
<th>Bit Label</th>
<th>0</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit Significance</td>
<td>MSBit</td>
<td>LSBit</td>
</tr>
</tbody>
</table>

**Table 2-4: Byte Data Type**

<table>
<thead>
<tr>
<th>Bit Label</th>
<th>0</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit Significance</td>
<td>MSBit</td>
<td>LSBit</td>
</tr>
</tbody>
</table>
Instructions

Instruction Summary

All MicroBlaze instructions are 32 bits and are defined as either Type A or Type B. Type A instructions have up to two source register operands and one destination register operand. Type B instructions have one source register and a 16-bit immediate operand (which can be extended to 32 bits by preceding the Type B instruction with an imm instruction). Type B instructions have a single destination register operand. Instructions are provided in the following functional categories: arithmetic, logical, branch, load/store, and special.

Table 2-6 lists the MicroBlaze instruction set. Refer to Chapter 5, MicroBlaze Instruction Set Architecture for more information on these instructions. Table 2-5 describes the instruction set nomenclature used in the semantics of each instruction.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ra</td>
<td>R0 - R31, General Purpose Register, source operand a</td>
</tr>
<tr>
<td>Rb</td>
<td>R0 - R31, General Purpose Register, source operand b</td>
</tr>
<tr>
<td>Rd</td>
<td>R0 - R31, General Purpose Register, destination operand</td>
</tr>
<tr>
<td>SPR[x]</td>
<td>Special Purpose Register number x</td>
</tr>
<tr>
<td>MSR</td>
<td>Machine Status Register = SPR[1]</td>
</tr>
<tr>
<td>ESR</td>
<td>Exception Status Register = SPR[5]</td>
</tr>
<tr>
<td>EAR</td>
<td>Exception Address Register = SPR[3]</td>
</tr>
<tr>
<td>FSR</td>
<td>Floating Point Unit Status Register = SPR[7]</td>
</tr>
<tr>
<td>PVRx</td>
<td>Processor Version Register, where x is the register number = SPR[8192 + x]</td>
</tr>
<tr>
<td>BTR</td>
<td>Branch Target Register = SPR[11]</td>
</tr>
<tr>
<td>PC</td>
<td>Execute stage Program Counter = SPR[0]</td>
</tr>
<tr>
<td>x[y]</td>
<td>Bit y of register x</td>
</tr>
<tr>
<td>x[y:z]</td>
<td>Bit range y to z of register x</td>
</tr>
<tr>
<td>x</td>
<td>Bit inverted value of register x</td>
</tr>
<tr>
<td>Imm</td>
<td>16 bit immediate value</td>
</tr>
<tr>
<td>Immx</td>
<td>x bit immediate value</td>
</tr>
<tr>
<td>FSLx</td>
<td>4 bit AXI4-Stream port designator, where x is the port number</td>
</tr>
<tr>
<td>C</td>
<td>Carry flag, MSR[29]</td>
</tr>
<tr>
<td>Sa</td>
<td>Special Purpose Register, source operand</td>
</tr>
<tr>
<td>Sd</td>
<td>Special Purpose Register, destination operand</td>
</tr>
<tr>
<td>s(x)</td>
<td>Sign extend argument x to 32-bit value</td>
</tr>
<tr>
<td>*Addr</td>
<td>Memory contents at location Addr (data-size aligned)</td>
</tr>
</tbody>
</table>
Chapter 2: MicroBlaze Architecture

Table 2-5: Instruction Set Nomenclature (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>:=</td>
<td>Assignment operator</td>
</tr>
<tr>
<td>=</td>
<td>Equality comparison</td>
</tr>
<tr>
<td>!=</td>
<td>Inequality comparison</td>
</tr>
<tr>
<td>&gt;</td>
<td>Greater than comparison</td>
</tr>
<tr>
<td>&gt;=</td>
<td>Greater than or equal comparison</td>
</tr>
<tr>
<td>&lt;</td>
<td>Less than comparison</td>
</tr>
<tr>
<td>&lt;=</td>
<td>Less than or equal comparison</td>
</tr>
<tr>
<td>+</td>
<td>Arithmetic add</td>
</tr>
<tr>
<td>*</td>
<td>Arithmetic multiply</td>
</tr>
<tr>
<td>/</td>
<td>Arithmetic divide</td>
</tr>
<tr>
<td>&gt;&gt; x</td>
<td>Bit shift right x bits</td>
</tr>
<tr>
<td>&lt;&lt; x</td>
<td>Bit shift left x bits</td>
</tr>
<tr>
<td>and</td>
<td>Logic AND</td>
</tr>
<tr>
<td>or</td>
<td>Logic OR</td>
</tr>
<tr>
<td>xor</td>
<td>Logic exclusive OR</td>
</tr>
<tr>
<td>op1 if cond else op2</td>
<td>Perform op1 if condition cond is true, else perform op2</td>
</tr>
<tr>
<td>&amp;</td>
<td>Concatenate. For example “0000100 &amp; Imm7” is the concatenation of the fixed field “0000100” and a 7 bit immediate value.</td>
</tr>
<tr>
<td>signed</td>
<td>Operation performed on signed integer data type. All arithmetic operations are performed on signed word operands, unless otherwise specified</td>
</tr>
<tr>
<td>unsigned</td>
<td>Operation performed on unsigned integer data type</td>
</tr>
<tr>
<td>float</td>
<td>Operation performed on floating point data type</td>
</tr>
<tr>
<td>clz(r)</td>
<td>Count leading zeros</td>
</tr>
</tbody>
</table>

Table 2-6: MicroBlaze Instruction Set Summary

<table>
<thead>
<tr>
<th>Type A</th>
<th>0-5</th>
<th>6-10</th>
<th>11-15</th>
<th>16-20</th>
<th>21-31</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type B</td>
<td>0-5</td>
<td>6-10</td>
<td>11-15</td>
<td>16-31</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD Rd,Ra,Rb</td>
<td>000000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Rb + Ra</td>
</tr>
<tr>
<td>RSUB Rd,Ra,Rb</td>
<td>000001</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Rb + Ra + 1</td>
</tr>
<tr>
<td>ADDC Rd,Ra,Rb</td>
<td>000010</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Rb + Ra + C</td>
</tr>
<tr>
<td>RSUBC Rd,Ra,Rb</td>
<td>000011</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Rb + Ra + C</td>
</tr>
<tr>
<td>ADDK Rd,Ra,Rb</td>
<td>000100</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Rb + Ra</td>
</tr>
<tr>
<td>RSUBK Rd,Ra,Rb</td>
<td>000101</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Rb + Ra + 1</td>
</tr>
<tr>
<td>CMP Rd,Ra,Rb</td>
<td>000101</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000001</td>
<td>Rd := Rb + Ra + 1</td>
</tr>
</tbody>
</table>

Send Feedback
## Chapter 2: MicroBlaze Architecture

### Table 2-6: MicroBlaze Instruction Set Summary (Cont’d)

<table>
<thead>
<tr>
<th>Type A</th>
<th>0-5</th>
<th>6-10</th>
<th>11-15</th>
<th>16-20</th>
<th>21-31</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPU Rd,Ra,Rb</td>
<td>000101</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000011</td>
<td>Rd := Rb + $R_a$ + 1 (unsigned) Rd[0] := 0 if (Rb &gt;= Ra, unsigned) else Rd[0] := 1</td>
</tr>
<tr>
<td>ADDKC Rd,Ra,Rb</td>
<td>000110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000000</td>
<td>Rd := Rb + Ra + C</td>
</tr>
<tr>
<td>RSUBKC Rd,Ra,Rb</td>
<td>000111</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000000</td>
<td>Rd := Rb + Ra + C</td>
</tr>
<tr>
<td>ADDI Rd,Ra,Imm</td>
<td>001000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000000</td>
<td>Rd := s(Imm) + Ra</td>
</tr>
<tr>
<td>RSUBI Rd,Ra,Imm</td>
<td>001010</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>000000000000</td>
<td>Rd := s(Imm) + Ra + 1</td>
</tr>
<tr>
<td>ADDIC Rd,Ra,Imm</td>
<td>001100</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>000000000000</td>
<td>Rd := s(Imm) + Ra + C</td>
</tr>
<tr>
<td>RSUBIC Rd,Ra,Imm</td>
<td>001110</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>000000000000</td>
<td>Rd := s(Imm) + Ra + C</td>
</tr>
<tr>
<td>MUL Rd,Ra,Rb</td>
<td>010000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000000</td>
<td>Rd := Ra * Rb</td>
</tr>
<tr>
<td>MULH Rd,Ra,Rb</td>
<td>010000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000001</td>
<td>Rd := (Ra * Rb) &gt;&gt; 32 (signed)</td>
</tr>
<tr>
<td>MULHU Rd,Ra,Rb</td>
<td>010000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000111</td>
<td>Rd := (Ra * Rb) &gt;&gt; 32 (unsigned)</td>
</tr>
<tr>
<td>MULHSU Rd,Ra,Rb</td>
<td>010000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>0000000010</td>
<td>Rd := (Ra</td>
</tr>
<tr>
<td>BSRL Rd,Ra,Rb</td>
<td>010001</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000000</td>
<td>Rd := 0 &amp; (Ra &gt;&gt; Rb)</td>
</tr>
<tr>
<td>BSRA Rd,Ra,Rb</td>
<td>010001</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010000000000</td>
<td>Rd := s(Ra &gt;&gt; Rb)</td>
</tr>
<tr>
<td>BSLL Rd,Ra,Rb</td>
<td>010001</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>100000000000</td>
<td>Rd := (Ra &lt;&lt; Rb) &amp; 0</td>
</tr>
<tr>
<td>IDIV Rd,Ra,Rb</td>
<td>010010</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000000</td>
<td>Rd := Rb/Ra</td>
</tr>
<tr>
<td>IDIVU Rd,Ra,Rb</td>
<td>010010</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000010</td>
<td>Rd := Rb/Ra, unsigned</td>
</tr>
<tr>
<td>TNEAGETD Rd,Rb</td>
<td>010011</td>
<td>Rd</td>
<td>000000</td>
<td>Rb</td>
<td>00001010 000000</td>
<td>Rd := FSL Rb[28:31] (data read) MSR[FSL] := 1 if (FSL_S_Control = 1) MSR[C] := not FSL_S_Exists if N = 1</td>
</tr>
<tr>
<td>TNEAPUTD Ra,Rb</td>
<td>010011</td>
<td>000000</td>
<td>Ra</td>
<td>Rb</td>
<td>00001010 000000</td>
<td>MSR[Rb][28:31] := Ra (data write) MSR[C] := FSL_M_Full if N = 1</td>
</tr>
<tr>
<td>TNECAGETD Rd,Rb</td>
<td>010011</td>
<td>Rd</td>
<td>000000</td>
<td>Rb</td>
<td>00001010 000000</td>
<td>Rd := FSL Rb[28:31] (control read) MSR[FSL] := 1 if (FSL_S_Control = 0) MSR[C] := not FSL_S_Exists if N = 1</td>
</tr>
<tr>
<td>TNECAPUTD Ra,Rb</td>
<td>010011</td>
<td>000000</td>
<td>Ra</td>
<td>Rb</td>
<td>00001010 000000</td>
<td>MSR[Rb][28:31] := Ra (control write) MSR[C] := FSL_M_Full if N = 1</td>
</tr>
<tr>
<td>FADD Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000000</td>
<td>Rd := Rb+Ra, float</td>
</tr>
<tr>
<td>FRSUB Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010000000000</td>
<td>Rd := Rb-Ra, float</td>
</tr>
<tr>
<td>FMUL Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010000000000</td>
<td>Rd := Rb*Ra, float</td>
</tr>
<tr>
<td>FDIV Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>001100000000</td>
<td>Rd := Rb/Ra, float</td>
</tr>
</tbody>
</table>
### Table 2-6: MicroBlaze Instruction Set Summary (Cont’d)

<table>
<thead>
<tr>
<th>Type A</th>
<th>0-5</th>
<th>6-10</th>
<th>11-15</th>
<th>16-20</th>
<th>21-31</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Type B</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FCMP.UN Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010000000000</td>
<td>Rd := 1 if (Rb = NaN or Ra = NaN, float(^1)) else Rd := 0</td>
</tr>
<tr>
<td>FCMP.LT Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010000100000</td>
<td>Rd := 1 if (Rb &lt; Ra, float(^1)) else Rd := 0</td>
</tr>
<tr>
<td>FCMP.EQ Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010001000000</td>
<td>Rd := 1 if (Rb = Ra, float(^1)) else Rd := 0</td>
</tr>
<tr>
<td>FCMP.LE Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010001100000</td>
<td>Rd := 1 if (Rb &lt;= Ra, float(^1)) else Rd := 0</td>
</tr>
<tr>
<td>FCMP.GT Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010010000000</td>
<td>Rd := 1 if (Rb &gt; Ra, float(^1)) else Rd := 0</td>
</tr>
<tr>
<td>FCMP.NE Rd,Ra,Rb</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>010010100000</td>
<td>Rd := 1 if (Rb != Ra, float(^1)) else Rd := 0</td>
</tr>
<tr>
<td>FLT Rd,Ra</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>0</td>
<td>010100000000</td>
<td>Rd := float(Ra)(^1)</td>
</tr>
<tr>
<td>FINT Rd,Ra</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>0</td>
<td>011000000000</td>
<td>Rd := int(Ra)(^1)</td>
</tr>
<tr>
<td>FSQRT Rd,Ra</td>
<td>010110</td>
<td>Rd</td>
<td>Ra</td>
<td>0</td>
<td>011100000000</td>
<td>Rd := sqrt(Ra)(^1)</td>
</tr>
<tr>
<td>MULI Rd,Ra,Imm</td>
<td>011000</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>0100000000000 &amp; Imm</td>
<td>Rd := Ra * s(Imm)</td>
</tr>
<tr>
<td>BSRLI Rd,Ra,Imm</td>
<td>011001</td>
<td>Rd</td>
<td>Ra</td>
<td>000000000000 &amp; Imm5</td>
<td>Rd := 0 &amp; (Ra &gt;&gt; Imm5)</td>
<td></td>
</tr>
<tr>
<td>BSRAI Rd,Ra,Imm</td>
<td>011001</td>
<td>Rd</td>
<td>Ra</td>
<td>000000010000 &amp; Imm5</td>
<td>Rd := s(Ra &gt;&gt; Imm5) &amp; 0 &amp; Imm5</td>
<td></td>
</tr>
<tr>
<td>BSEFI Rd,Ra,ImmW,ImmS</td>
<td>011001</td>
<td>Rd</td>
<td>Ra</td>
<td>010000 &amp; ImmW &amp; 0 &amp; ImmS</td>
<td>Rd[0:31-ImmW] := 0</td>
<td></td>
</tr>
<tr>
<td>BSIFI Rd,Ra,Width,ImmS</td>
<td>011001</td>
<td>Rd</td>
<td>Ra</td>
<td>10000 &amp; ImmW &amp; 0 &amp; ImmS</td>
<td>M := (0xffffffff &lt; ImmW + 1) xor (0xffffffff &lt; ImmS)</td>
<td></td>
</tr>
<tr>
<td>TNEAGET Rd,FSLx</td>
<td>011011</td>
<td>Rd</td>
<td>00000</td>
<td>0N07AE0000000 &amp; FSLx</td>
<td>Rd := FSLx (data read, blocking if N = 0)</td>
<td></td>
</tr>
<tr>
<td>TNAPUT Ra,FSLx</td>
<td>011011</td>
<td>00000</td>
<td>Ra</td>
<td>1N07A0000000 &amp; FSLx</td>
<td>FSLx := Ra (data write, block if N = 0)</td>
<td></td>
</tr>
<tr>
<td>TNECAGET Rd,FSLx</td>
<td>011011</td>
<td>Rd</td>
<td>00000</td>
<td>0N17AE0000000 &amp; FSLx</td>
<td>Rd := FSLx (control read, block if N = 0)</td>
<td></td>
</tr>
<tr>
<td>TNCAPUT Ra,FSLx</td>
<td>011011</td>
<td>00000</td>
<td>Ra</td>
<td>1N17A0000000 &amp; FSLx</td>
<td>FSLx := Ra (control write, block if N = 0)</td>
<td></td>
</tr>
<tr>
<td>OR Rd,Ra,Rb</td>
<td>100000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000000000000</td>
<td>Rd := Ra or Rb</td>
</tr>
</tbody>
</table>
Table 2-6: MicroBlaze Instruction Set Summary (Cont’d)

<table>
<thead>
<tr>
<th>Type A</th>
<th>0-5</th>
<th>6-10</th>
<th>11-15</th>
<th>16-20</th>
<th>21-31</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type B</td>
<td>0-5</td>
<td>6-10</td>
<td>11-15</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCMPBF Rd,Ra,Rb</td>
<td>100000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>10000000000</td>
<td>Rd := 1 if (Rb[0:7] = Ra[0:7]) else Rd := 2 if (Rb[8:15] = Ra[8:15]) else Rd := 3 if (Rb[16:23] = Ra[16:23]) else Rd := 4 if (Rb[24:31] = Ra[24:31]) else Rd := 0</td>
</tr>
<tr>
<td>AND Rd,Ra,Rb</td>
<td>100001</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Ra and Rb</td>
</tr>
<tr>
<td>XOR Rd,Ra,Rb</td>
<td>100010</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Ra xor Rb</td>
</tr>
<tr>
<td>PCMPEQ Rd,Ra,Rb</td>
<td>100010</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>10000000000</td>
<td>Rd := 1 if (Rb = Ra) else Rd := 0</td>
</tr>
<tr>
<td>ANDN Rd,Ra,Rb</td>
<td>100011</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>Rd := Ra and \bar{Rb}</td>
</tr>
<tr>
<td>PCMPNE Rd,Ra,Rb</td>
<td>100011</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>10000000000</td>
<td>Rd := 1 if (Rb != Ra) else Rd := 0</td>
</tr>
<tr>
<td>SRA Rd,Ra</td>
<td>100100</td>
<td>Rd</td>
<td>Ra</td>
<td>00000000000</td>
<td>Rd := s(Ra &gt;&gt; 1) C := Ra[31]</td>
<td></td>
</tr>
<tr>
<td>SRC Rd,Ra</td>
<td>100100</td>
<td>Rd</td>
<td>Ra</td>
<td>0000000000100001</td>
<td>Rd := C &amp; (Ra &gt;&gt; 1) C := Ra[31]</td>
<td></td>
</tr>
<tr>
<td>SRL Rd,Ra</td>
<td>100100</td>
<td>Rd</td>
<td>Ra</td>
<td>0000000000100000</td>
<td>Rd := 0 &amp; (Ra &gt;&gt; 1) C := Ra[31]</td>
<td></td>
</tr>
<tr>
<td>SEXT8 Rd,Ra</td>
<td>100100</td>
<td>Rd</td>
<td>Ra</td>
<td>00000000001100000</td>
<td>Rd := s(Ra[24:31])</td>
<td></td>
</tr>
<tr>
<td>SEXT16 Rd,Ra</td>
<td>100100</td>
<td>Rd</td>
<td>Ra</td>
<td>000000000011100001</td>
<td>Rd := s(Ra[16:31])</td>
<td></td>
</tr>
<tr>
<td>CLZ Rd, Ra</td>
<td>100100</td>
<td>Rd</td>
<td>Ra</td>
<td>000000000011100000</td>
<td>Rd = clz(Ra)</td>
<td></td>
</tr>
<tr>
<td>SWAPB Rd, Ra</td>
<td>100100</td>
<td>Rd</td>
<td>Ra</td>
<td>000000000011100000</td>
<td>Rd = (Ra)[24:31, 16:23, 8:15, 0:7]</td>
<td></td>
</tr>
<tr>
<td>SWAPH Rd, Ra</td>
<td>100100</td>
<td>Rd</td>
<td>Ra</td>
<td>000000000011110000</td>
<td>Rd = (Ra)[16:31, 0:15]</td>
<td></td>
</tr>
<tr>
<td>WIC Ra,Rb</td>
<td>100100</td>
<td>0000</td>
<td>Ra</td>
<td>Rb</td>
<td>000011010000</td>
<td>ICache_Line[Ra &gt;&gt; 4].Tag := 0 if (C_ICACHE_LINE_LEN = 4) ICache_Line[Ra &gt;&gt; 5].Tag := 0 if (C_ICACHE_LINE_LEN = 8) ICache_Line[Ra &gt;&gt; 6].Tag := 0 if (C_ICACHE_LINE_LEN = 16)</td>
</tr>
<tr>
<td>WDC Ra,Rb</td>
<td>100100</td>
<td>0000</td>
<td>Ra</td>
<td>Rb</td>
<td>000011001000</td>
<td>Cache line is cleared, discarding stored data. DCache_Line[Ra &gt;&gt; 4].Tag := 0 if (C_DCACHE_LINE_LEN = 4) DCache_Line[Ra &gt;&gt; 5].Tag := 0 if (C_DCACHE_LINE_LEN = 8) DCache_Line[Ra &gt;&gt; 6].Tag := 0 if (C_DCACHE_LINE_LEN = 16)</td>
</tr>
<tr>
<td>WDC.FLUSH Ra,Rb</td>
<td>100100</td>
<td>0000</td>
<td>Ra</td>
<td>Rb</td>
<td>000011100100</td>
<td>Cache line is flushed, writing stored data to memory, and then cleared. Used when C_DCACHE_USE_WRITEBACK = 1.</td>
</tr>
</tbody>
</table>
### Table 2-6: MicroBlaze Instruction Set Summary (Cont'd)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Type A</th>
<th>0-5</th>
<th>6-10</th>
<th>11-15</th>
<th>16-20</th>
<th>21-31</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td>WDC.CLEAR Ra,Rb</td>
<td>Type A</td>
<td>100100</td>
<td>00000</td>
<td>Ra</td>
<td>Rb</td>
<td>0001100110</td>
<td>Cache line with matching address is cleared, discarding stored data. Used when C_DCACHE_USE_WRITEBACK = 1.</td>
</tr>
<tr>
<td>WDC.CLEAR.EA Ra,Rb</td>
<td>Type A</td>
<td>100100</td>
<td>00000</td>
<td>Ra</td>
<td>Rb</td>
<td>00011100110</td>
<td>Cache line with matching extended address Ra &amp; Rb is cleared. Used when C_DCACHE_USE_WRITEBACK = 1.</td>
</tr>
<tr>
<td>MTS Sd,Ra</td>
<td>Type A</td>
<td>100101</td>
<td>00000</td>
<td>Ra</td>
<td>11 &amp; Sd</td>
<td>SPR[Sd] := Ra, where: SPR[0x0001] is MSR SPR[0x0007] is FSR SPR[0x0800] is SLR SPR[0x0802] is SHR SPR[0x1000] is PID SPR[0x1001] is ZPR SPR[0x1002] is TLBX SPR[0x1003] is TLBLO SPR[0x1004] is TLBHI SPR[0x1005] is TLBSX</td>
<td></td>
</tr>
<tr>
<td>MFS Rd,Sa</td>
<td>Type A</td>
<td>100101</td>
<td>Rd</td>
<td>00000</td>
<td>10 &amp; Sa</td>
<td>Rd := SPR[Sa], where: SPR[0x0000] is PC SPR[0x0001] is MSR SPR[0x0003] is EAR[31:0] SPR[0x0005] is ESR SPR[0x0007] is FSR SPR[0x0008] is BTR SPR[0x000D] is EDR SPR[0x0800] is SLR SPR[0x0802] is SHR SPR[0x1000] is PID SPR[0x1001] is ZPR SPR[0x1002] is TLBX SPR[0x1003] is TLBLO SPR[0x1004] is TLBHI SPR[0x2000 to 200B] is PVR[0 to 12]</td>
<td></td>
</tr>
<tr>
<td>MSRCLR Rd,Imm</td>
<td>Type A</td>
<td>100101</td>
<td>Rd</td>
<td>00001</td>
<td>00 &amp; Imm14</td>
<td>Rd := MSR MSR := MSR and Imm14</td>
<td></td>
</tr>
<tr>
<td>MSRSET Rd,Imm</td>
<td>Type A</td>
<td>100101</td>
<td>Rd</td>
<td>00000</td>
<td>00 &amp; Imm14</td>
<td>Rd := MSR MSR := MSR or Imm14</td>
<td></td>
</tr>
<tr>
<td>BR Rb</td>
<td>Type A</td>
<td>100110</td>
<td>00000</td>
<td>00000</td>
<td>Rb</td>
<td>000000000000</td>
<td>PC := PC + Rb</td>
</tr>
</tbody>
</table>
### Chapter 2: MicroBlaze Architecture

#### Table 2-6: MicroBlaze Instruction Set Summary (Cont’d)

<table>
<thead>
<tr>
<th>Type A</th>
<th>0-5</th>
<th>6-10</th>
<th>11-15</th>
<th>16-20</th>
<th>21-31</th>
<th>16-31</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRD Rb</td>
<td>100110</td>
<td>00000</td>
<td>10000</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb</td>
<td></td>
</tr>
<tr>
<td>BRLD Rd,Rb</td>
<td>100110</td>
<td>Rd</td>
<td>10100</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb&lt;br&gt;Rd := PC</td>
<td></td>
</tr>
<tr>
<td>BRA Rb</td>
<td>100110</td>
<td>00000</td>
<td>01000</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := Rb</td>
<td></td>
</tr>
<tr>
<td>BRAD Rb</td>
<td>100110</td>
<td>00000</td>
<td>11000</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := Rb</td>
<td></td>
</tr>
<tr>
<td>BRALD Rd,Rb</td>
<td>100110</td>
<td>Rd</td>
<td>11100</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := Rb&lt;br&gt;Rd := PC</td>
<td></td>
</tr>
<tr>
<td>BRK Rd,Rb</td>
<td>100110</td>
<td>Rd</td>
<td>01100</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := Rb&lt;br&gt;Rd := PC&lt;br&gt;MSR[BIP] := 1</td>
<td></td>
</tr>
<tr>
<td>BEQ Ra,Rb</td>
<td>100111</td>
<td>00000</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra = 0</td>
<td></td>
</tr>
<tr>
<td>BNE Ra,Rb</td>
<td>100111</td>
<td>00001</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra != 0</td>
<td></td>
</tr>
<tr>
<td>BLT Ra,Rb</td>
<td>100111</td>
<td>00010</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra &lt; 0</td>
<td></td>
</tr>
<tr>
<td>BLE Ra,Rb</td>
<td>100111</td>
<td>00011</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra &lt;= 0</td>
<td></td>
</tr>
<tr>
<td>BGT Ra,Rb</td>
<td>100111</td>
<td>00100</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra &gt; 0</td>
<td></td>
</tr>
<tr>
<td>BGE Ra,Rb</td>
<td>100111</td>
<td>00101</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra &gt;= 0</td>
<td></td>
</tr>
<tr>
<td>BEQD Ra,Rb</td>
<td>100111</td>
<td>10000</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra = 0</td>
<td></td>
</tr>
<tr>
<td>BNED Ra,Rb</td>
<td>100111</td>
<td>10001</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra != 0</td>
<td></td>
</tr>
<tr>
<td>BLTD Ra,Rb</td>
<td>100111</td>
<td>10010</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra &lt; 0</td>
<td></td>
</tr>
<tr>
<td>BLED Ra,Rb</td>
<td>100111</td>
<td>10011</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra &lt;= 0</td>
<td></td>
</tr>
<tr>
<td>BGTD Ra,Rb</td>
<td>100111</td>
<td>10100</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra &gt; 0</td>
<td></td>
</tr>
<tr>
<td>BGED Ra,Rb</td>
<td>100111</td>
<td>10101</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000</td>
<td>PC := PC + Rb if Ra &gt;= 0</td>
<td></td>
</tr>
<tr>
<td>ORI Rd,Ra,Imm</td>
<td>101000</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Rd := Ra or s(Imm)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ANDI Rd,Ra,Imm</td>
<td>101001</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Rd := Ra and s(Imm)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XORI Rd,Ra,Imm</td>
<td>101010</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Rd := Ra xor s(Imm)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ANDNI Rd,Ra,Imm</td>
<td>101011</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Rd := Ra and s(Imm)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IMM Imm</td>
<td>101100</td>
<td>00000</td>
<td>00000</td>
<td>Imm</td>
<td>Imm[0:15] := 1&lt;sub&gt;Imm&lt;/sub&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTSD Ra,Imm</td>
<td>101101</td>
<td>10000</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := Ra + s(Imm)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTID Ra,Imm</td>
<td>101101</td>
<td>10001</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := Ra + s(Imm)&lt;br&gt;MSR[IE] := 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTBD Ra,Imm</td>
<td>101101</td>
<td>10010</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := Ra + s(Imm)&lt;br&gt;MSR[BIP] := 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTED Ra,Imm</td>
<td>101101</td>
<td>10100</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := Ra + s(Imm)&lt;br&gt;MSR[EE] := 1, MSR[EIP] := 0&lt;br&gt;ESR := 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BRI Imm</td>
<td>101110</td>
<td>00000</td>
<td>00000</td>
<td>Imm</td>
<td>PC := PC + s(Imm)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 2-6: MicroBlaze Instruction Set Summary (Cont’d)

<table>
<thead>
<tr>
<th>Type A</th>
<th>0-5</th>
<th>6-10</th>
<th>11-15</th>
<th>16-20</th>
<th>21-31</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td>MBAR Imm</td>
<td>10111</td>
<td>00010</td>
<td>0000000000000100</td>
<td>PC := PC + 4; Wait for memory accesses.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BRID Imm</td>
<td>10111</td>
<td>00000</td>
<td>10000</td>
<td>Imm</td>
<td>PC := PC + s(Imm)</td>
<td></td>
</tr>
<tr>
<td>BRLID Rd,Imm</td>
<td>10111</td>
<td>Rd</td>
<td>10100</td>
<td>Imm</td>
<td>PC := PC + s(Imm) Rd := PC</td>
<td></td>
</tr>
<tr>
<td>BRAI Imm</td>
<td>10111</td>
<td>00000</td>
<td>01000</td>
<td>Imm</td>
<td>PC := s(Imm)</td>
<td></td>
</tr>
<tr>
<td>BRAID Imm</td>
<td>10111</td>
<td>00000</td>
<td>11000</td>
<td>Imm</td>
<td>PC := s(Imm)</td>
<td></td>
</tr>
<tr>
<td>BRALID Rd,Imm</td>
<td>10111</td>
<td>Rd</td>
<td>11100</td>
<td>Imm</td>
<td>PC := s(Imm) Rd := PC</td>
<td></td>
</tr>
<tr>
<td>BRKI Rd,Imm</td>
<td>10111</td>
<td>Rd</td>
<td>01100</td>
<td>Imm</td>
<td>PC := s(Imm) Rd := PC MSR[BIP] := 1</td>
<td></td>
</tr>
<tr>
<td>BEQI Ra,Imm</td>
<td>10111</td>
<td>00000</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra = 0</td>
<td></td>
</tr>
<tr>
<td>BNEI Ra,Imm</td>
<td>10111</td>
<td>00011</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra != 0</td>
<td></td>
</tr>
<tr>
<td>BLTI Ra,Imm</td>
<td>10111</td>
<td>00010</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra &lt; 0</td>
<td></td>
</tr>
<tr>
<td>BLEI Ra,Imm</td>
<td>10111</td>
<td>00011</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra &lt;= 0</td>
<td></td>
</tr>
<tr>
<td>BGTI Ra,Imm</td>
<td>10111</td>
<td>00100</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra &gt; 0</td>
<td></td>
</tr>
<tr>
<td>BGTEI Ra,Imm</td>
<td>10111</td>
<td>00101</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra &gt;= 0</td>
<td></td>
</tr>
<tr>
<td>BEQID Ra,Imm</td>
<td>10111</td>
<td>10000</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra = 0</td>
<td></td>
</tr>
<tr>
<td>BNEID Ra,Imm</td>
<td>10111</td>
<td>10011</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra != 0</td>
<td></td>
</tr>
<tr>
<td>BLTID Ra,Imm</td>
<td>10111</td>
<td>10010</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra &lt; 0</td>
<td></td>
</tr>
<tr>
<td>BLEID Ra,Imm</td>
<td>10111</td>
<td>10011</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra &lt;= 0</td>
<td></td>
</tr>
<tr>
<td>BGTID Ra,Imm</td>
<td>10111</td>
<td>10100</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra &gt; 0</td>
<td></td>
</tr>
<tr>
<td>BGTEID Ra,Imm</td>
<td>10111</td>
<td>10101</td>
<td>Ra</td>
<td>Imm</td>
<td>PC := PC + s(Imm) if Ra &gt;= 0</td>
<td></td>
</tr>
<tr>
<td>LBU Rd,Ra,Rb</td>
<td>11000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>0000000000000100</td>
<td>Addr := Ra + Rb Rd[0:23] := 0 Rd[24:31] := *Addr[0:7]</td>
</tr>
<tr>
<td>LBUR Rd,Ra,Rb</td>
<td>11000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000100000000</td>
<td>Addr := Ra &amp; Rb Rd[0:23] := 0 Rd[24:31] := *Addr[0:7]</td>
</tr>
<tr>
<td>LBUEA Rd,Ra,Rb</td>
<td>11000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>0000000000000100</td>
<td>Addr := Ra + Rb Rd[0:15] := 0 Rd[16:31] := *Addr[0:15]</td>
</tr>
<tr>
<td>LHU Rd,Ra,Rb</td>
<td>11000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>0000000000000000</td>
<td>Addr := Ra + Rb Rd[0:15] := 0 Rd[16:31] := *Addr[0:15]</td>
</tr>
<tr>
<td>LHUR Rd,Ra,Rb</td>
<td>11000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>000100000000</td>
<td>Addr := Ra &amp; Rb Rd[0:15] := 0 Rd[16:31] := *Addr[0:15]</td>
</tr>
<tr>
<td>LHUEA Rd,Ra,Rb</td>
<td>11000</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>0000000000000000</td>
<td>Addr := Ra + Rb Rd := *Addr</td>
</tr>
</tbody>
</table>
Table 2-6:  MicroBlaze Instruction Set Summary (Cont’d)

<table>
<thead>
<tr>
<th>Type A</th>
<th>0-5</th>
<th>6-10</th>
<th>11-15</th>
<th>16-20</th>
<th>21-31</th>
<th>Semantics</th>
</tr>
</thead>
<tbody>
<tr>
<td>LWX Rd, Ra, Rb</td>
<td>110010</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>10000000000</td>
<td>Addr := Ra + Rb&lt;br&gt;Rd := *Addr&lt;br&gt;Reservation := 1</td>
</tr>
<tr>
<td>LWEA Rd, Ra, Rb</td>
<td>110010</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00010000000</td>
<td>Addr := Ra &amp; Rb&lt;br&gt;Rd := *Addr</td>
</tr>
<tr>
<td>SB Rd, Ra, Rb</td>
<td>110100</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000&lt;br&gt;01000000000</td>
<td>Addr := Ra + Rb&lt;br&gt;*Addr[0:8] := Rd[24:31]</td>
</tr>
<tr>
<td>SBEA Rd, Ra, Rb</td>
<td>110100</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00010000000</td>
<td>Addr := Ra &amp; Rb&lt;br&gt;*Addr[0:8] := Rd[24:31]</td>
</tr>
<tr>
<td>SH Rd, Ra, Rb</td>
<td>110101</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000&lt;br&gt;01000000000</td>
<td>Addr := Ra + Rb&lt;br&gt;*Addr[0:16] := Rd[16:31]</td>
</tr>
<tr>
<td>SHEA Rd, Ra, Rb</td>
<td>110101</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00010000000</td>
<td>Addr := Ra &amp; Rb&lt;br&gt;*Addr[0:16] := Rd[16:31]</td>
</tr>
<tr>
<td>SW Rd, Ra, Rb</td>
<td>110110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00000000000&lt;br&gt;01000000000</td>
<td>Addr := Ra + Rb&lt;br&gt;*Addr := Rd</td>
</tr>
<tr>
<td>SWX Rd, Ra, Rb</td>
<td>110110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>10000000000</td>
<td>Addr := Ra + Rb&lt;br&gt;*Addr := Rd if Reservation = 1&lt;br&gt;Reservation := 0</td>
</tr>
<tr>
<td>SWEA Rd, Ra, Rb</td>
<td>110110</td>
<td>Rd</td>
<td>Ra</td>
<td>Rb</td>
<td>00010000000</td>
<td>Addr := Ra &amp; Rb&lt;br&gt;*Addr := Rd</td>
</tr>
<tr>
<td>LBUI Rd, Ra, Imm</td>
<td>111000</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Addr := Ra + s(Imm)&lt;br&gt;Rd[0:23] := 0&lt;br&gt;Rd[24:31] := *Addr[0:7]</td>
<td></td>
</tr>
<tr>
<td>LHUI Rd, Ra, Imm</td>
<td>111001</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Addr := Ra + s(Imm)&lt;br&gt;Rd[0:15] := 0&lt;br&gt;Rd[16:31] := *Addr[0:15]</td>
<td></td>
</tr>
<tr>
<td>LWI Rd, Ra, Imm</td>
<td>111010</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Addr := Ra + s(Imm)&lt;br&gt;Rd := *Addr</td>
<td></td>
</tr>
<tr>
<td>SBI Rd, Ra, Imm</td>
<td>111100</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Addr := Ra + s(Imm)&lt;br&gt;*Addr[0:7] := Rd[24:31]</td>
<td></td>
</tr>
<tr>
<td>SHI Rd, Ra, Imm</td>
<td>111101</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Addr := Ra + s(Imm)&lt;br&gt;*Addr[0:15] := Rd[16:31]</td>
<td></td>
</tr>
<tr>
<td>SWI Rd, Ra, Imm</td>
<td>111110</td>
<td>Rd</td>
<td>Ra</td>
<td>Imm</td>
<td>Addr := Ra + s(Imm)&lt;br&gt;*Addr := Rd</td>
<td></td>
</tr>
</tbody>
</table>

1. Due to the many different corner cases involved in floating point arithmetic, only the normal behavior is described. A full description of the behavior can be found in Chapter 5, “MicroBlaze Instruction Set Architecture.”
Semaphore Synchronization

The LWX and SWX instructions are used to implement common semaphore operations, including test and set, compare and swap, exchange memory, and fetch and add. They are also used to implement spinlocks.

These instructions are typically used by system programs and are called by application programs as needed. Generally, a program uses LWX to load a semaphore from memory, causing the reservation to be set (the processor maintains the reservation internally). The program can compute a result based on the semaphore value and conditionally store the result back to the same memory location using the SWX instruction. The conditional store is performed based on the existence of the reservation established by the preceding LWX instruction. If the reservation exists when the store is executed, the store is performed and MSR[C] is cleared to 0. If the reservation does not exist when the store is executed, the target memory location is not modified and MSR[C] is set to 1.

If the store is successful, the sequence of instructions from the semaphore load to the semaphore store appear to be executed atomically—no other device modified the semaphore location between the read and the update. Other devices can read from the semaphore location during the operation. For a semaphore operation to work properly, the LWX instruction must be paired with an SWX instruction, and both must specify identical addresses. The reservation granularity in MicroBlaze is a word. For both instructions, the address must be word aligned. No unaligned exceptions are generated for these instructions.

The conditional store is always attempted when a reservation exists, even if the store address does not match the load address that set the reservation.

Only one reservation can be maintained at a time. The address associated with the reservation can be changed by executing a subsequent LWX instruction. The conditional store is performed based upon the reservation established by the last LWX instruction executed. Executing an SWX instruction always clears a reservation held by the processor, whether the address matches that established by the LWX or not.

Reset, interrupts, exceptions, and breaks (including the BRK and BRKI instructions) all clear the reservation.

The following provides general guidelines for using the LWX and SWX instructions:

- The LWX and SWX instructions should be paired and use the same address.
- An unpaired SWX instruction to an arbitrary address can be used to clear any reservation held by the processor.
- A conditional sequence begins with an LWX instruction. It can be followed by memory accesses and/or computations on the loaded value. The sequence ends with an SWX instruction. In most cases, failure of the SWX instruction should cause a branch back to the LWX for a repeated attempt.
• An LWX instruction can be left unpaired when executing certain synchronization primitives if the value loaded by the LWX is not zero. An implementation of Test and Set exemplifies this:

```assembly
loop: lw r5,r3,r0 ; load and reserve
       bnei r5,next ; branch if not equal to zero
       addik r5,r5,1 ; increment value
       swx r5,r3,r0 ; try to store non-zero value
       addic r5,r0,0 ; check reservation
       bnei r5,loop ; loop if reservation lost
next:
```

• Performance can be improved by minimizing looping on an LWX instruction that fails to return a desired value. Performance can also be improved by using an ordinary load instruction to do the initial value check. An implementation of a spinlock exemplifies this:

```assembly
loop: lw r5,r3,r0 ; load the word
       bnei r5,loop ; loop back if word not equal to 0
       lw r5,r3,r0 ; try reserving again
       bnei r5,loop ; likely that no branch is needed
       addik r5,r5,1 ; increment value
       swx r5,r3,r0 ; try to store non-zero value
       addic r5,r0,0 ; check reservation
       bnei r5,loop ; loop if reservation lost
```

• Minimizing the looping on an LWX/SWX instruction pair increases the likelihood that forward progress is made. The old value should be tested before attempting the store. If the order is reversed (store before load), more SWX instructions are executed and reservations are more likely to be lost between the LWX and SWX instructions.

### Self-modifying Code

When using self-modifying code software must ensure that the modified instructions have been written to memory prior to fetching them for execution. There are several aspects to consider:

• The instructions to be modified may already have been fetched prior to modification:
  - into the instruction prefetch buffer,
  - into the instruction cache, if it is enabled,
  - into a stream buffer, if instruction cache stream buffers are used,
  - into the instruction cache, and then saved in a victim buffer, if victim buffers are used.

  To ensure that the modified code is always executed instead of the old unmodified code, software must handle all these cases.

• If one or more of the instructions to be modified is a branch, and the branch target cache is used, the branch target address may have been cached.
To avoid using the cached branch target address, software must ensure that the branch
target cache is cleared prior to executing the modified code.

- The modified instructions may not have been written to memory prior to execution:
  - they may be en route to memory, in temporary storage in the interconnect or the
    memory controller,
  - they may be stored in the data cache, if write-back cache is used,
  - they may be saved in a victim buffer, if write-back cache and victim buffers are used.

Software must ensure that the modified instructions have been written to memory
before being fetched by the processor.

The annotated code below shows how each of the above issues can be addressed. This code
assumes that both instruction cache and write-back data cache is used. If not, the
corresponding instructions can be omitted.

The following code exemplifies storing a modified instruction:

```
swi      r5,r6,0 ; r5 = new instruction
         ; r6 = physical instruction address
wdc.flush r6,r0 ; flush write-back data cache line
mbar 1 ; ensure new instruction is written to memory
wic r7,r0 ; invalidate line, empty stream & victim buffers
         ; r7 = virtual instruction address
mbar 2 ; empty prefetch buffer, clear branch target cache
```

The physical and virtual addresses above are identical, unless MMU virtual mode is used. If
the MMU is enabled, the code sequences must be executed in real mode, since WIC and
WDC are privileged instructions. The first instruction after the code sequences above must
not be modified, since it may have been prefetched.

### Registers

MicroBlaze has an orthogonal instruction set architecture. It has thirty-two 32-bit general
purpose registers and up to eighteen 32-bit special purpose registers, depending on
configured options.

#### General Purpose Registers

The thirty-two 32-bit General Purpose Registers are numbered R0 through R31. The register
file is reset on bit stream download (reset value is 0x00000000). Figure 2-2 is a
representation of a General Purpose Register and Table 2-7 provides a description of each
register and the register reset value (if existing).

**Note:** The register file is not reset by the external reset inputs: Reset and Debug_Rst.
Chapter 2: MicroBlaze Architecture

Refer to Table 4-2 for software conventions on general purpose register usage.

### Special Purpose Registers

#### Program Counter (PC)

The Program Counter (PC) is the 32-bit address of the execution instruction. It can be read with an MFS instruction, but it cannot be written with an MTS instruction. When used with the MFS instruction the PC register is specified by setting Sa = 0x0000. Figure 2-3 illustrates the PC and Table 2-8 provides a description and reset value.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>R0</td>
<td>Always has a value of zero. Anything written to R0 is discarded</td>
<td>0x00000000</td>
</tr>
<tr>
<td>0:31</td>
<td>R1 through R13</td>
<td>32-bit general purpose registers</td>
<td>-</td>
</tr>
<tr>
<td>0:31</td>
<td>R14</td>
<td>32-bit register used to store return addresses for interrupts.</td>
<td>-</td>
</tr>
<tr>
<td>0:31</td>
<td>R15</td>
<td>32-bit general purpose register. Recommended for storing return addresses for user vectors.</td>
<td>-</td>
</tr>
<tr>
<td>0:31</td>
<td>R16</td>
<td>32-bit register used to store return addresses for breaks.</td>
<td>-</td>
</tr>
<tr>
<td>0:31</td>
<td>R17</td>
<td>If MicroBlaze is configured to support hardware exceptions, this register is loaded with the address of the instruction following the instruction causing the HW exception, except for exceptions in delay slots that use BTR instead (see &quot;Branch Target Register (BTR)&quot;); if not, it is a general purpose register.</td>
<td>-</td>
</tr>
<tr>
<td>0:31</td>
<td>R18 through R31</td>
<td>R18 through R31 are 32-bit general purpose registers.</td>
<td>-</td>
</tr>
</tbody>
</table>
Chapter 2: MicroBlaze Architecture

Machine Status Register (MSR)

The Machine Status Register contains control and status bits for the processor. It can be read with an MFS instruction. When reading the MSR, bit 29 is replicated in bit 0 as the carry copy. MSR can be written using either an MTS instruction or the dedicated MSRSET and MSRCLR instructions.

When writing to the MSR using MSRSET or MSRCLR, the Carry bit takes effect immediately and the remaining bits take effect one clock cycle later. When writing using MTS, all bits take effect one clock cycle later. Any value written to bit 0 is discarded.

When used with an MTS or MFS instruction, the MSR is specified by setting Sx = 0x0001. Figure 2-4 illustrates the MSR register and Table 2-9 provides the bit description and reset values.

Table 2-8: Program Counter (PC)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>PC</td>
<td>Program Counter Address of executing instruction, that is, &quot;mfs r2 0&quot; stores the address of the mfs instruction itself in R2.</td>
<td>0x00000000</td>
</tr>
</tbody>
</table>

Figure 2-3: PC

Table 2-9: Machine Status Register (MSR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>CC</td>
<td>Arithmetic Carry Copy Copy of the Arithmetic Carry (bit 29). CC is always the same as bit C.</td>
<td>0</td>
</tr>
<tr>
<td>1:16</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 2-4: MSR
### Table 2-9: Machine Status Register (MSR) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>VMS</td>
<td>Virtual Protected Mode Save</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only available when configured with an MMU</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(if C_USE_MMU &gt; 1 and C_AREA_OPTIMIZED = 0 or 2)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read/Write</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>VM</td>
<td>Virtual Protected Mode</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = MMU address translation and access protection disabled, with</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_USE_MMU = 3 (Virtual). Access protection disabled with</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_USE_MMU = 2 (Protection)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = MMU address translation and access protection enabled, with</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_USE_MMU = 3 (Virtual). Access protection enabled, with</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_USE_MMU = 2 (Protection).</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only available when configured with an MMU</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(if C_USE_MMU &gt; 1 and C_AREA_OPTIMIZED = 0 or 2)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read/Write</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>UMS</td>
<td>User Mode Save</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only available when configured with an MMU</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(if C_USE_MMU &gt; 0 and C_AREA_OPTIMIZED = 0 or 2)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read/Write</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>UM</td>
<td>User Mode</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = Privileged Mode, all instructions are allowed</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = User Mode, certain instructions are not allowed</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only available when configured with an MMU</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(if C_USE_MMU &gt; 0 and C_AREA_OPTIMIZED = 0 or 2)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read/Write</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>PVR</td>
<td>Processor Version Register exists</td>
<td>Based on parameter C_PVR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = No Processor Version Register</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = Processor Version Register exists</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read only</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>EIP</td>
<td>Exception In Progress</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = No hardware exception in progress</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = Hardware exception in progress</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only available if configured with exception support</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(C_*_EXCEPTION or C_USE_MMU &gt; 0)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read/Write</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>EE</td>
<td>Exception Enable</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = Hardware exceptions disabled(^1)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = Hardware exceptions enabled</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Only available if configured with exception support</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(C_*_EXCEPTION or C_USE_MMU &gt; 0)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read/Write</td>
<td></td>
</tr>
</tbody>
</table>
### Table 2-9: Machine Status Register (MSR) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
</table>
| 24   | DCE  | Data Cache Enable  
|      |      | 0 = Data Cache disabled  
|      |      | 1 = Data Cache enabled  
|      |      | Only available if configured to use data cache  
|      |      | (C_USE_DCACHE = 1)  
|      |      | Read/Write | 0 |
| 25   | DZO  | Division by Zero or Division Overflow²  
|      |      | 0 = No division by zero or division overflow has occurred  
|      |      | 1 = Division by zero or division overflow has occurred  
|      |      | Only available if configured to use hardware divider  
|      |      | (C_USE_DIV = 1)  
|      |      | Read/Write | 0 |
| 26   | ICE  | Instruction Cache Enable  
|      |      | 0 = Instruction Cache disabled  
|      |      | 1 = Instruction Cache enabled  
|      |      | Only available if configured to use instruction cache  
|      |      | (C_USE_ICACHE = 1)  
|      |      | Read/Write | 0 |
| 27   | FSL  | AXI4-Stream Error  
|      |      | 0 = get or getd had no error  
|      |      | 1 = get or getd control type mismatch  
|      |      | This bit is sticky, that is it is set by a get or getd instruction when a control bit mismatch occurs. To clear it an MTS or MSRCLR instruction must be used.  
|      |      | Only available if configured to use stream links  
|      |      | (C_FSL_LINKS > 0)  
|      |      | Read/Write | 0 |
| 28   | BIP  | Break in Progress  
|      |      | 0 = No Break in Progress  
|      |      | 1 = Break in Progress  
|      |      | Break Sources can be software break instruction or hardware break from Ext_Brk or Ext_NM_Brk pin.  
|      |      | Read/Write | 0 |
| 29   | C    | Arithmetic Carry  
|      |      | 0 = No Carry (Borrow)  
|      |      | 1 = Carry (No Borrow)  
|      |      | Read/Write | 0 |
Chapter 2: MicroBlaze Architecture

Exception Address Register (EAR)

The Exception Address Register stores the full load/store address that caused the exception for the following:

- An unaligned access exception that specifies the unaligned access data address
- An M_AXI_DP exception that specifies the failing AXI4 data access address
- A data storage exception that specifies the (virtual) effective address accessed
- An instruction storage exception that specifies the (virtual) effective address read
- A data TLB miss exception that specifies the (virtual) effective address accessed
- An instruction TLB miss exception that specifies the (virtual) effective address read

The contents of this register is undefined for all other exceptions. When read with the MFS or MFSE instruction, the EAR is specified by setting Sa = 0x0003. The EAR register is illustrated in Figure 2-5 and Table 2-10 provides bit descriptions and reset values.

With extended data addressing is enabled (parameter C_ADDR_SIZE > 32), the 32 least significant bits of the register are read with the MFS instruction, and the most significant bits with the MFSE instruction.

### Table 2-9: Machine Status Register (MSR) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>IE</td>
<td>Interrupt Enable</td>
<td>0</td>
</tr>
<tr>
<td>0:C_ADDR_SIZE-1</td>
<td>EAR</td>
<td>Exception Address Register</td>
<td>0</td>
</tr>
</tbody>
</table>

1. The MMU exceptions (Data Storage Exception, Instruction Storage Exception, Data TLB Miss Exception, Instruction TLB Miss Exception) cannot be disabled, and are not affected by this bit.
2. This bit is only used for integer divide-by-zero or divide overflow signaling. There is a floating point equivalent in the FSR. The DZO-bit flags divide by zero or divide overflow conditions regardless if the processor is configured with exception handling or not.

### Table 2-10: Exception Address Register (EAR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:C_ADDR_SIZE-1</td>
<td>EAR</td>
<td>Exception Address Register</td>
<td>0</td>
</tr>
</tbody>
</table>

**Figure 2-5: EAR**

Table 2-9: Machine Status Register (MSR) (Cont’d)
## Exception Status Register (ESR)

The Exception Status Register contains status bits for the processor. When read with the MFS instruction, the ESR is specified by setting Sa = 0x0005. The ESR register is illustrated in Figure 2-6, Table 2-11 provides bit descriptions and reset values, and Table 2-12 provides the Exception Specific Status (ESS).

![Figure 2-6: ESR](image-url)

### Table 2-11: Exception Status Register (ESR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:18</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>DS</td>
<td>Delay Slot Exception.</td>
<td>0</td>
</tr>
<tr>
<td>19</td>
<td>DS</td>
<td>0 = not caused by delay slot instruction</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>DS</td>
<td>1 = caused by delay slot instruction</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>DS</td>
<td>Read-only</td>
<td></td>
</tr>
<tr>
<td>20:26</td>
<td>ESS</td>
<td>Exception Specific Status</td>
<td>See Table 2-12</td>
</tr>
<tr>
<td>20:26</td>
<td>ESS</td>
<td>For details refer to Table 2-12.</td>
<td></td>
</tr>
<tr>
<td>20:26</td>
<td>ESS</td>
<td>Read-only</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>Exception Cause</td>
<td>0</td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>000000 = Stream exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>000001 = Unaligned data access exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>000010 = Illegal op-code exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>000011 = Instruction bus error exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>000100 = Data bus error exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>000101 = Divide exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>00110 = Floating point unit exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>00111 = Privileged instruction exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>00111 = Stack protection violation exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>10000 = Data storage exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>10001 = Instruction storage exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>10010 = Data TLB miss exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>10011 = Instruction TLB miss exception</td>
<td></td>
</tr>
<tr>
<td>27:31</td>
<td>EC</td>
<td>Read-only</td>
<td></td>
</tr>
</tbody>
</table>
# Chapter 2: MicroBlaze Architecture

## Table 2-12: Exception Specific Status (ESS)

<table>
<thead>
<tr>
<th>Exception Cause</th>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unaligned Data Access</td>
<td>20</td>
<td>W</td>
<td>Word Access Exception</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = unaligned halfword access</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = unaligned word access</td>
<td></td>
</tr>
<tr>
<td></td>
<td>21</td>
<td>S</td>
<td>Store Access Exception</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = unaligned load access</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = unaligned store access</td>
<td></td>
</tr>
<tr>
<td></td>
<td>22:26</td>
<td>Rx</td>
<td>Source/Destination Register</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>General purpose register used as source (Store) or destination (Load) in</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>unaligned access</td>
<td></td>
</tr>
<tr>
<td>Illegal Instruction</td>
<td>20:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Instruction bus error</td>
<td>20</td>
<td>ECC</td>
<td>Exception caused by ILMB correctable or uncorrectable error</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>21:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Data bus error</td>
<td>20</td>
<td>ECC</td>
<td>Exception caused by DLMB correctable or uncorrectable error</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>21:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Divide</td>
<td>20</td>
<td>DEC</td>
<td>Divide - Division exception cause</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = Divide-By-Zero</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = Division Overflow</td>
<td></td>
</tr>
<tr>
<td></td>
<td>21:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Floating point unit</td>
<td>20:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Privileged instruction</td>
<td>20:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Stack protection violation</td>
<td>20:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Stream</td>
<td>20:22</td>
<td>Reserved</td>
<td>AXI4-Stream index that caused the exception</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>23:26</td>
<td>FSL</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Data storage</td>
<td>20</td>
<td>DIZ</td>
<td>Data storage - Zone protection</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = Did not occur</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = Occurred</td>
<td></td>
</tr>
<tr>
<td></td>
<td>21</td>
<td>S</td>
<td>Data storage - Store instruction</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = Did not occur</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = Occurred</td>
<td></td>
</tr>
<tr>
<td></td>
<td>22:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Instruction storage</td>
<td>20</td>
<td>DIZ</td>
<td>Instruction storage - Zone protection</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 = Did not occur</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = Occurred</td>
<td></td>
</tr>
<tr>
<td></td>
<td>21:26</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>
Branch Target Register (BTR)

The Branch Target Register only exists if the MicroBlaze processor is configured to use exceptions. The register stores the branch target address for all delay slot branch instructions executed while MSR[EIP] = 0. If an exception is caused by an instruction in a delay slot (that is, ESR[DS]=1), the exception handler should return execution to the address stored in BTR instead of the normal exception return address stored in R17. When read with the MFS instruction, the BTR is specified by setting Sa = 0x000B. The BTR register is illustrated in Figure 2-7 and Table 2-13 provides bit descriptions and reset values.

![Figure 2-7: BTR](image)

Table 2-13: Branch Target Register (BTR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>BTR</td>
<td>Branch target address used by handler when returning from an exception caused by an instruction in a delay slot. Read-only</td>
<td>0x00000000</td>
</tr>
</tbody>
</table>

Floating Point Status Register (FSR)

The Floating Point Status Register contains status bits for the floating point unit. It can be read with an MFS, and written with an MTS instruction. When read or written, the register is specified by setting Sa = 0x0007. The bits in this register are sticky – floating point instructions can only set bits in the register, and the only way to clear the register is by
using the MTS instruction. Figure 2-8 illustrates the FSR register and Table 2-14 provides bit descriptions and reset values.

![Figure 2-8: FSR](image)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:26</td>
<td>Reserved</td>
<td></td>
<td>undefined</td>
</tr>
<tr>
<td>27</td>
<td>IO</td>
<td>Invalid operation</td>
<td>0</td>
</tr>
<tr>
<td>28</td>
<td>DZ</td>
<td>Divide-by-zero</td>
<td>0</td>
</tr>
<tr>
<td>29</td>
<td>OF</td>
<td>Overflow</td>
<td>0</td>
</tr>
<tr>
<td>30</td>
<td>UF</td>
<td>Underflow</td>
<td>0</td>
</tr>
<tr>
<td>31</td>
<td>DO</td>
<td>Denormalized operand error</td>
<td>0</td>
</tr>
</tbody>
</table>

**Exception Data Register (EDR)**

The Exception Data Register stores data read on an AXI4-Stream link that caused a stream exception.

The contents of this register is undefined for all other exceptions. When read with the MFS instruction, the EDR is specified by setting Sa = 0x000D. Figure 2-9 illustrates the EDR register and Table 2-15 provides bit descriptions and reset values.

**Note:** The register is only implemented if `C_FSL_LINKS` is greater than 0 and `C_FSL_EXCEPTION` is set to 1.

![Figure 2-9: EDR](image)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>EDR</td>
<td>Exception Data Register</td>
<td>0x00000000</td>
</tr>
</tbody>
</table>

**Stack Low Register (SLR)**

The Stack Low Register stores the stack low limit use to detect stack overflow. When the address of a load or store instruction using the stack pointer (register R1) as rA is less than
the Stack Low Register, a stack overflow occurs, causing a Stack Protection Violation exception if exceptions are enabled in MSR.

When read with the MFS instruction, the SLR is specified by setting \( Sa = 0x0800 \). Figure 2-10 illustrates the SLR register and Table 2-16 provides bit descriptions and reset values.

**Note:** The register is only implemented if stack protection is enabled by setting the parameter `C_USE_STACK_PROTECTION` to 1. If stack protection is not implemented, writing to the register has no effect.

**Note:** Stack protection is not available when the MMU is enabled (`C_USE_MMU > 0`). With the MMU, page-based memory protection is provided through the UTLB instead.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>SLR</td>
<td>Stack Low Register</td>
<td>0x00000000</td>
</tr>
</tbody>
</table>

**Stack High Register (SHR)**

The Stack High Register stores the stack high limit use to detect stack underflow. When the address of a load or store instruction using the stack pointer (register R1) as rA is greater than the Stack High Register, a stack underflow occurs, causing a Stack Protection Violation exception if exceptions are enabled in MSR.

When read with the MFS instruction, the SHR is specified by setting \( Sa = 0x0802 \). Figure 2-11 illustrates the SHR register and Table 2-17 provides bit descriptions and reset values.

**Note:** The register is only implemented if stack protection is enabled by setting the parameter `C_USE_STACK_PROTECTION` to 1. If stack protection is not implemented, writing to the register has no effect.

**Note:** Stack protection is not available when the MMU is enabled (`C_USE_MMU > 0`). With the MMU, page-based memory protection is provided through the UTLB instead.
The Process Identifier Register is used to uniquely identify a software process during MMU address translation. It is controlled by the `C_USE_MMU` configuration option on MicroBlaze. The register is only implemented if `C_USE_MMU` is greater than 1 (User Mode) and `C_AREA_OPTIMIZED` is set to 0 (Performance) or 2 (Frequency). When accessed with the MFS and MTS instructions, the PID is specified by setting `Sa = 0x1000`. The register is accessible according to the memory management special registers parameter `C_MMU_TLB_ACCESS`.

PID is also used when accessing a TLB entry:

- When writing Translation Look-Aside Buffer High (TLBHI) the value of PID is stored in the TID field of the TLB entry
- When reading TLBHI and MSR[UM] is not set, the value in the TID field is stored in PID

Figure 2-12 illustrates the PID register and Table 2-18 provides bit descriptions and reset values.

### Process Identifier Register (PID)

The Process Identifier Register is used to uniquely identify a software process during MMU address translation. It is controlled by the `C_USE_MMU` configuration option on MicroBlaze. The register is only implemented if `C_USE_MMU` is greater than 1 (User Mode) and `C_AREA_OPTIMIZED` is set to 0 (Performance) or 2 (Frequency). When accessed with the MFS and MTS instructions, the PID is specified by setting `Sa = 0x1000`. The register is accessible according to the memory management special registers parameter `C_MMU_TLB_ACCESS`.

PID is also used when accessing a TLB entry:

- When writing Translation Look-Aside Buffer High (TLBHI) the value of PID is stored in the TID field of the TLB entry
- When reading TLBHI and MSR[UM] is not set, the value in the TID field is stored in PID

Figure 2-12 illustrates the PID register and Table 2-18 provides bit descriptions and reset values.
Zone Protection Register (ZPR)

The Zone Protection Register is used to override MMU memory protection defined in TLB entries. It is controlled by the \texttt{C\_USE\_MMU} configuration option on MicroBlaze. The register is only implemented if \texttt{C\_USE\_MMU} is greater than 1 (User Mode), \texttt{C\_AREA\_OPTIMIZED} is set to 0 (Performance) or 2 (Frequency), and if the number of specified memory protection zones is greater than zero (\texttt{C\_MMU\_ZONES > 0}). The implemented register bits depend on the number of specified memory protection zones (\texttt{C\_MMU\_ZONES}). When accessed with the MFS and MTS instructions, the ZPR is specified by setting \texttt{Sa = 0x1001}. The register is accessible according to the memory management special registers parameter \texttt{C\_MMU\_TLB\_ACCESS}.

Figure 2-13 illustrates the ZPR register and Table 2-19 provides bit descriptions and reset values.

![Figure 2-13: ZPR](image)

**Table 2-19: Zone Protection Register (ZPR)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:1</td>
<td>ZP0</td>
<td>Zone Protect&lt;br&gt;User mode (MSR[UM] = 1):&lt;br&gt;00 = Override V in TLB entry. No access to the page is allowed&lt;br&gt;01 = No override. Use V, WR and EX from TLB entry&lt;br&gt;10 = No override. Use V, WR and EX from TLB entry&lt;br&gt;11 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;Privileged mode (MSR[UM] = 0):&lt;br&gt;00 = No override. Use V, WR and EX from TLB entry&lt;br&gt;01 = No override. Use V, WR and EX from TLB entry&lt;br&gt;10 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;11 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;Read/Write</td>
<td>0x00000000</td>
</tr>
<tr>
<td>2:3</td>
<td>ZP1</td>
<td>Zone Protect&lt;br&gt;User mode (MSR[UM] = 1):&lt;br&gt;00 = Override V in TLB entry. No access to the page is allowed&lt;br&gt;01 = No override. Use V, WR and EX from TLB entry&lt;br&gt;10 = No override. Use V, WR and EX from TLB entry&lt;br&gt;11 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;Privileged mode (MSR[UM] = 0):&lt;br&gt;00 = No override. Use V, WR and EX from TLB entry&lt;br&gt;01 = No override. Use V, WR and EX from TLB entry&lt;br&gt;10 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;11 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;Read/Write</td>
<td>0x00000000</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>Zone Protect&lt;br&gt;User mode (MSR[UM] = 1):&lt;br&gt;00 = Override V in TLB entry. No access to the page is allowed&lt;br&gt;01 = No override. Use V, WR and EX from TLB entry&lt;br&gt;10 = No override. Use V, WR and EX from TLB entry&lt;br&gt;11 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;Privileged mode (MSR[UM] = 0):&lt;br&gt;00 = No override. Use V, WR and EX from TLB entry&lt;br&gt;01 = No override. Use V, WR and EX from TLB entry&lt;br&gt;10 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;11 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;Read/Write</td>
<td>0x00000000</td>
</tr>
<tr>
<td>30:31</td>
<td>ZP15</td>
<td>Zone Protect&lt;br&gt;User mode (MSR[UM] = 1):&lt;br&gt;00 = Override V in TLB entry. No access to the page is allowed&lt;br&gt;01 = No override. Use V, WR and EX from TLB entry&lt;br&gt;10 = No override. Use V, WR and EX from TLB entry&lt;br&gt;11 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;Privileged mode (MSR[UM] = 0):&lt;br&gt;00 = No override. Use V, WR and EX from TLB entry&lt;br&gt;01 = No override. Use V, WR and EX from TLB entry&lt;br&gt;10 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;11 = Override WR and EX in TLB entry. Access the page as writable and executable&lt;br&gt;Read/Write</td>
<td>0x00000000</td>
</tr>
</tbody>
</table>

Translation Look-Aside Buffer Low Register (TLBLO)

The Translation Look-Aside Buffer Low Register is used to access MMU Unified Translation Look-Aside Buffer (UTLB) entries. It is controlled by the \texttt{C\_USE\_MMU} configuration option on MicroBlaze. The register is only implemented if \texttt{C\_USE\_MMU} is greater than 1 (User Mode), and \texttt{C\_AREA\_OPTIMIZED} is set to 0 (Performance) or 2 (Frequency). When accessed with the MFS and MTS instructions, the TLBLO is specified by setting \texttt{Sa = 0x1003}. When reading or writing TLBLO, the UTLB entry indexed by the TLBX register is accessed. The register is
readable according to the memory management special registers parameter 
C\_MMU\_TLB\_ACCESS.

The UTLB is reset on bit stream download (reset value is 0x00000000 for all TLBLO entries).

**Note:** The UTLB is not reset by the external reset inputs: Reset and Debug\_Rst. This means that the entire UTLB must be initialized after reset, to avoid any stale data.

Figure 2-14 illustrates the TLBLO register and Table 2-20 provides bit descriptions and reset values.

![Figure 2-14: TLBLO](image)

**Table 2-20: Translation Look-Aside Buffer Low Register (TLBLO)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
</table>
| 0:21 | RPN   | Real Page Number or Physical Page Number  
When a TLB hit occurs, this field is read from the TLB entry and is used to form the physical address. Depending on the value of the SIZE field, some of the RPN bits are not used in the physical address. Software must clear unused bits in this field to zero.  
Only defined when C\_USE\_MMU=3 (Virtual).  
Read/Write | 0x000000 |
| 22   | EX    | Executable  
When bit is set to 1, the page contains executable code, and instructions can be fetched from the page. When bit is cleared to 0, instructions cannot be fetched from the page. Attempts to fetch instructions from a page with a clear EX bit cause an instruction-storage exception.  
Read/Write | 0 |
| 23   | WR    | Writable  
When bit is set to 1, the page is writable and store instructions can be used to store data at addresses within the page.  
When bit is cleared to 0, the page is read-only (not writable). Attempts to store data into a page with a clear WR bit cause a data storage exception.  
Read/Write | 0 |
Table 2-20: Translation Look-Aside Buffer Low Register (TLBLO) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>24:27</td>
<td>ZSEL</td>
<td>Zone Select&lt;br&gt;This field selects one of 16 zone fields (Z0-Z15) from the zone-protection register (ZPR).&lt;br&gt;For example, if ZSEL 0x5, zone field Z5 is selected. The selected ZPR field is used to modify the access protection specified by the TLB entry EX and WR fields. It is also used to prevent access to a page by overriding the TLB V (valid) field.</td>
<td>0x0</td>
</tr>
<tr>
<td>28</td>
<td>W</td>
<td>Write Through&lt;br&gt;When the parameter C_DCACHE_USE_WRITEBACK is set to 1, this bit controls caching policy. A write-through policy is selected when set to 1, and a write-back policy is selected otherwise.&lt;br&gt;This bit is fixed to 1, and write-through is always used, when C_DCACHE_USE_WRITEBACK is cleared to 0.</td>
<td>0/1</td>
</tr>
<tr>
<td>29</td>
<td>I</td>
<td>Inhibit Caching&lt;br&gt;When bit is set to 1, accesses to the page are not cached (caching is inhibited).&lt;br&gt;When cleared to 0, accesses to the page are cacheable.</td>
<td>0</td>
</tr>
<tr>
<td>30</td>
<td>M</td>
<td>Memory Coherent&lt;br&gt;This bit is fixed to 0, because memory coherence is not implemented on MicroBlaze.</td>
<td>0</td>
</tr>
<tr>
<td>31</td>
<td>G</td>
<td>Guarded&lt;br&gt;When bit is set to 1, speculative page accesses are not allowed (memory is guarded).&lt;br&gt;When cleared to 0, speculative page accesses are allowed.&lt;br&gt;The G attribute can be used to protect memory-mapped I/O devices from inappropriate instruction accesses.</td>
<td>0</td>
</tr>
</tbody>
</table>

Translation Look-Aside Buffer High Register (TLBHI)

The Translation Look-Aside Buffer High Register is used to access MMU Unified Translation Look-Aside Buffer (UTLB) entries. It is controlled by the C_USE_MMU configuration option on MicroBlaze. The register is only implemented if C_USE_MMU is greater than 1 (User Mode), and C_AREA_OPTIMIZED is set to 0 (Performance) or 2 (Frequency). When accessed with the MFS and MTS instructions, the TLBHI is specified by setting Sa = 0x1004. When reading or writing TLBHI, the UTLB entry indexed by the TLBX register is accessed. The register is readable according to the memory management special registers parameter C_MMU_TLB_ACCESS.
PID is also used when accessing a TLB entry:

- When writing TLBHI the value of PID is stored in the TID field of the TLB entry
- When reading TLBHI and MSR[UM] is not set, the value in the TID field is stored in PID

The UTLB is reset on bit stream download (reset value is 0x00000000 for all TLBHI entries).

Note: The UTLB is not reset by the external reset inputs: Reset and Debug_Rst.

Figure 2-15 illustrates the TLBHI register and Table 2-21 provides bit descriptions and reset values.

![Figure 2-15: TLBHI](image)

**Table 2-21: Translation Look-Aside Buffer High Register (TLBHI)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:21</td>
<td>TAG</td>
<td>TLB-entry tag Is compared with the page number portion of the virtual memory address under the control of the SIZE field. Read/Write</td>
<td>0x000000</td>
</tr>
<tr>
<td>22:24</td>
<td>SIZE</td>
<td>Size Specifies the page size. The SIZE field controls the bit range used in comparing the TAG field with the page number portion of the virtual memory address. The page sizes defined by this field are listed in Table 2-37. Read/Write</td>
<td>000</td>
</tr>
<tr>
<td>25</td>
<td>V</td>
<td>Valid When this bit is set to 1, the TLB entry is valid and contains a page-translation entry. When cleared to 0, the TLB entry is invalid. Read/Write</td>
<td>0</td>
</tr>
<tr>
<td>26</td>
<td>E</td>
<td>Endian When this bit is set to 1, the page is accessed as a big endian page. When cleared to 0, the page is accessed as a little endian page. The E bit only affects data read or data write accesses. Instruction accesses are not affected. The E bit is only implemented when the parameter C_USE_REORDER_INSTR is set to 1, otherwise it is fixed to 0. Read/Write</td>
<td>0</td>
</tr>
</tbody>
</table>
Chapter 2: MicroBlaze Architecture

Translation Look-Aside Buffer Index Register (TLBX)

The Translation Look-Aside Buffer Index Register is used as an index to the Unified Translation Look-Aside Buffer (UTLB) when accessing the TLBLO and TLBHI registers. It is controlled by the \texttt{C\_USE\_MMU} configuration option on MicroBlaze. The register is only implemented if \texttt{C\_USE\_MMU} is greater than 1 (User Mode), and \texttt{C\_AREA\_OPTIMIZED} is set to 0 (Performance) or 2 (Frequency). When accessed with the MFS and MTS instructions, the TLBX is specified by setting \texttt{Sa = 0x1002}. Figure 2-16 illustrates the TLBX register and Table 2-22 provides bit descriptions and reset values.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>27</td>
<td>U0</td>
<td>User Defined</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is fixed to 0, since there are no user defined storage attributes on MicroBlaze.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read Only</td>
<td></td>
</tr>
<tr>
<td>28:31</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 2-21: Translation Look-Aside Buffer High Register (TLBHI) (Cont’d) (Cont’d)

![Figure 2-16: TLBX](image.jpg)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>MISS</td>
<td>TLB Miss</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is cleared to 0 when the TLBSX register is written with a virtual address, and the virtual address is found in a TLB entry.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>The bit is set to 1 if the virtual address is not found. It is also cleared when the TLBX register itself is written.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Read Only</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Can be read if the memory management special registers parameter \texttt{C_MMU_TLB_ACCESS} &gt; 0 (MINIMAL).</td>
<td></td>
</tr>
</tbody>
</table>
Chapter 2: MicroBlaze Architecture

Translation Look-Aside Buffer Search Index Register (TLBSX)

The Translation Look-Aside Buffer Search Index Register is used to search for a virtual page number in the Unified Translation Look-Aside Buffer (UTLB). It is controlled by the \texttt{C\_USE\_MMU} configuration option on MicroBlaze. The register is only implemented if \texttt{C\_USE\_MMU} is greater than 1 (User Mode), and \texttt{C\_AREA\_OPTIMIZED} is set to 0 (Performance) or 2 (Frequency). When written with the MTS instruction, the TLBSX is specified by setting \texttt{Sa = 0x1005}.

![Figure 2-17: TLBSX](image)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1:21</td>
<td>VPN</td>
<td>Virtual Page Number. This field represents the page number portion of the virtual memory address. It is compared with the page number portion of the virtual memory address under the control of the \texttt{SIZE} field, in each of the Translation Look-Aside Buffer entries that have the \texttt{V} bit set to 1. If the virtual page number is found, the TLBX register is written with the index of the TLB entry and the \texttt{MISS} bit in TLBX is cleared to 0. If the virtual page number is not found in any of the TLB entries, the \texttt{MISS} bit in the TLBX register is set to 1. Write Only.</td>
<td></td>
</tr>
<tr>
<td>22:31</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**Processor Version Register (PVR)**

The Processor Version Register is controlled by the C_PVR configuration option on MicroBlaze.

- When C_PVR is set to 0 (None) the processor does not implement any PVR and MSR[PVR]=0.
- When C_PVR is set to 1 (Basic), MicroBlaze implements only the first register: PVR0, and if set to 2 (Full), all 13 PVR registers (PVR0 to PVR12) are implemented.

When read with the MFS or MFSE instruction the PVR is specified by setting Sa = 0x200x, with x being the register number between 0x0 and 0xB.

With extended data addressing is enabled (parameter C_ADDR_SIZE > 32), the 32 least significant bits of PVR8 and PVR9 are read with the MFS instruction, and the most significant bits with the MFSE instruction.

Table 2-24 through Table 2-35 provide bit descriptions and values.

*Table 2-24: Processor Version Register 0 (PVR0)*

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>CFG</td>
<td>PVR implementation:</td>
<td>Based on C_PVR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = Basic, 1 = Full</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>BS</td>
<td>Use barrel shifter</td>
<td>C_USE_BARREL</td>
</tr>
<tr>
<td>2</td>
<td>DIV</td>
<td>Use divider</td>
<td>C_USE_DIV</td>
</tr>
<tr>
<td>3</td>
<td>MUL</td>
<td>Use hardware multiplier</td>
<td>C_USE_HW_MUL &gt; 0 (None)</td>
</tr>
<tr>
<td>4</td>
<td>FPU</td>
<td>Use FPU</td>
<td>C_USE_FPU &gt; 0 (None)</td>
</tr>
<tr>
<td>5</td>
<td>EXC</td>
<td>Use any type of exceptions</td>
<td>Based on C_*_EXCEPTION</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Also set if C_USE_MMU &gt; 0 (None)</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>ICU</td>
<td>Use instruction cache</td>
<td>C_USE_ICACHE</td>
</tr>
<tr>
<td>7</td>
<td>DCU</td>
<td>Use data cache</td>
<td>C_USE_DCACHE</td>
</tr>
<tr>
<td>8</td>
<td>MMU</td>
<td>Use MMU</td>
<td>C_USE_MMU &gt; 0 (None)</td>
</tr>
<tr>
<td>9</td>
<td>BTC</td>
<td>Use branch target cache</td>
<td>C_USE_BRANCH_TARGET_CACHE</td>
</tr>
<tr>
<td>10</td>
<td>ENDI</td>
<td>Selected endianness:</td>
<td>C_ENDIANNELNESS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Always 1 = Little endian</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>FT</td>
<td>Implement fault tolerant features</td>
<td>C_FAULT_TOLERANT</td>
</tr>
<tr>
<td>12</td>
<td>SPROT</td>
<td>Use stack protection</td>
<td>C_USE_STACK_PROTECTION</td>
</tr>
<tr>
<td>13</td>
<td>REORD</td>
<td>Implement reorder instructions</td>
<td>C_USE_REORDER_INSTR</td>
</tr>
<tr>
<td>14:15</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>16:23</td>
<td>MBV</td>
<td>MicroBlaze release version code</td>
<td>Release Specific</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x19 = v8.40.b</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x21 = v9.4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1B = v9.0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x22 = v9.5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1D = v9.1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x23 = v9.6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1F = v9.2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x24 = v10.0</td>
<td></td>
</tr>
<tr>
<td>24:31</td>
<td>USR1</td>
<td>User configured value 1</td>
<td>C_PVR_USER1</td>
</tr>
</tbody>
</table>
### Table 2-25: Processor Version Register 1 (PVR1)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>USR2</td>
<td>User configured value 2</td>
<td>C_PVR_USER2</td>
</tr>
</tbody>
</table>

### Table 2-26: Processor Version Register 2 (PVR2)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DAXI</td>
<td>Data side AXI4 or ACE in use</td>
<td>C_D_AXI</td>
</tr>
<tr>
<td>1</td>
<td>DLMB</td>
<td>Data side LMB in use</td>
<td>C_D_LMB</td>
</tr>
<tr>
<td>2</td>
<td>IAXI</td>
<td>Instruction side AXI4 or ACE in use</td>
<td>C_I_AXI</td>
</tr>
<tr>
<td>3</td>
<td>ILMB</td>
<td>Instruction side LMB in use</td>
<td>C_I_LMB</td>
</tr>
<tr>
<td>4</td>
<td>IRQEDGE</td>
<td>Interrupt is edge triggered</td>
<td>C_INTERRUPT_IS_EDGE</td>
</tr>
<tr>
<td>5</td>
<td>IRQPOS</td>
<td>Interrupt edge is positive</td>
<td>C_EDGE_IS_POSITIVE</td>
</tr>
<tr>
<td>6</td>
<td>CEEXC</td>
<td>Generate bus exceptions for ECC correctable errors in LMB memory</td>
<td>C_ECC_USE_CE_EXCEPTION</td>
</tr>
<tr>
<td>7</td>
<td>FREQ</td>
<td>Select implementation to optimize processor frequency</td>
<td>C_AREA_OPTIMIZED = 2 (Frequency)</td>
</tr>
<tr>
<td>8</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>Reserved</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>ACE</td>
<td>Use ACE interconnect</td>
<td>C_INTERCONNECT = 3 (ACE)</td>
</tr>
<tr>
<td>11</td>
<td>AXI4DP</td>
<td>Data Peripheral AXI interface uses AXI4 protocol, with support for exclusive access</td>
<td>C_M_AXI_DP_EXCLUSIVE_ACCESS</td>
</tr>
<tr>
<td>12</td>
<td>FSL</td>
<td>Use extended AXI4-Stream instructions</td>
<td>C_USE_EXTENDED_FSL_INSTR</td>
</tr>
<tr>
<td>13</td>
<td>FSLEXC</td>
<td>Generate exception for AXI4-Stream control bit mismatch</td>
<td>C_FSL_EXCEPTION</td>
</tr>
<tr>
<td>14</td>
<td>MSR</td>
<td>Use msrset and msrclr instructions</td>
<td>C_USE_MSR_INSTR</td>
</tr>
<tr>
<td>15</td>
<td>PCMP</td>
<td>Use pattern compare and CLZ instructions</td>
<td>C_USE_PCMP_INSTR</td>
</tr>
<tr>
<td>16</td>
<td>AREA</td>
<td>Select implementation to optimize area with lower instruction throughput</td>
<td>C_AREA_OPTIMIZED = 1 (Area)</td>
</tr>
<tr>
<td>17</td>
<td>BS</td>
<td>Use barrel shifter</td>
<td>C_USE_BARREL</td>
</tr>
<tr>
<td>18</td>
<td>DIV</td>
<td>Use divider</td>
<td>C_USE_DIV</td>
</tr>
<tr>
<td>19</td>
<td>MUL</td>
<td>Use hardware multiplier</td>
<td>C_USE_HW_MUL &gt; 0 (None)</td>
</tr>
<tr>
<td>20</td>
<td>FPU</td>
<td>Use FPU</td>
<td>C_USE_FPU &gt; 0 (None)</td>
</tr>
<tr>
<td>21</td>
<td>MUL64</td>
<td>Use 64-bit hardware multiplier</td>
<td>C_USE_HW_MUL = 2 (Mul64)</td>
</tr>
<tr>
<td>22</td>
<td>FPU2</td>
<td>Use floating point conversion and square root instructions</td>
<td>C_USE_FPU = 2 (Extended)</td>
</tr>
<tr>
<td>23</td>
<td>IMPEXC</td>
<td>Allow imprecise exceptions for ECC errors in LMB memory</td>
<td>C_IMPRECISE_EXCEPTIONS</td>
</tr>
</tbody>
</table>
### Table 2-26: Processor Version Register 2 (PVR2) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>24</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>25</td>
<td>OP0EXC</td>
<td>Generate exception for 0x0 illegal opcode</td>
<td>C_OPCODE_0x0_ILLEGAL</td>
</tr>
<tr>
<td>26</td>
<td>UNEXC</td>
<td>Generate exception for unaligned data access</td>
<td>C_UNALIGNED.Exceptions</td>
</tr>
<tr>
<td>27</td>
<td>OPEXC</td>
<td>Generate exception for any illegal opcode</td>
<td>C_ILL_OPCODE_EXCEPTION</td>
</tr>
<tr>
<td>28</td>
<td>AXIDEXC</td>
<td>Generate exception for M_AXI_D error</td>
<td>C_M_AXI_D_BUS_EXCEPTION</td>
</tr>
<tr>
<td>29</td>
<td>AXIIEXC</td>
<td>Generate exception for M_AXI_I error</td>
<td>C_M_AXI_I_BUS_EXCEPTION</td>
</tr>
<tr>
<td>30</td>
<td>DIVEXC</td>
<td>Generate exception for division by zero or</td>
<td>C_DIV_ZERO_EXCEPTION</td>
</tr>
<tr>
<td></td>
<td></td>
<td>division overflow</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>FPUEXC</td>
<td>Generate exceptions from FPU</td>
<td>C_FPU_EXCEPTION</td>
</tr>
</tbody>
</table>

### Table 2-27: Processor Version Register 3 (PVR3)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DEBUG</td>
<td>Use debug logic</td>
<td>C_DEBUG_ENABLED &gt; 0</td>
</tr>
<tr>
<td>1</td>
<td>EXT_DEBUG</td>
<td>Use extended debug logic</td>
<td>C_DEBUG_ENABLED = 2 (Extended)</td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3:6</td>
<td>PCBRK</td>
<td>Number of PC breakpoints</td>
<td>C_NUMBER_OF_PC_BRK</td>
</tr>
<tr>
<td>7:9</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10:12</td>
<td>RDADDR</td>
<td>Number of read address breakpoints</td>
<td>C_NUMBER_OF_RD_ADDR_BRK</td>
</tr>
<tr>
<td>13:15</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16:18</td>
<td>WRADDR</td>
<td>Number of write address breakpoints</td>
<td>C_NUMBER_OF_WR_ADDR_BRK</td>
</tr>
<tr>
<td>19</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>20:24</td>
<td>FSL</td>
<td>Number of AXI4-Stream links</td>
<td>C_FSLLINKS</td>
</tr>
<tr>
<td>25:28</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29:31</td>
<td>BTC_SIZE</td>
<td>Branch Target Cache size</td>
<td>C_BRANCH_TARGET_CACHE_SIZE</td>
</tr>
</tbody>
</table>
### Table 2-28: Processor Version Register 4 (PVR4)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ICU</td>
<td>Use instruction cache</td>
<td>C_USE_ICACHE</td>
</tr>
<tr>
<td>1:5</td>
<td>ICTS</td>
<td>Instruction cache tag size</td>
<td>C_ADDR_TAG_BITS</td>
</tr>
<tr>
<td>6</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>ICW</td>
<td>Allow instruction cache write</td>
<td>C_ALLOW_ICACHE_WR</td>
</tr>
<tr>
<td>8:10</td>
<td>ICLL</td>
<td>The base two logarithm of the instruction cache line length</td>
<td>( \log_2 (C_{ICACHE_LINE_LEN}) )</td>
</tr>
<tr>
<td>11:15</td>
<td>ICBS</td>
<td>The base two logarithm of the instruction cache byte size</td>
<td>( \log_2 (C_{CACHE_BYTE_SIZE}) )</td>
</tr>
<tr>
<td>16</td>
<td>IAU</td>
<td>The instruction cache is used for all memory accesses within the cacheable range</td>
<td>C_ICACHE_ALWAYS_USED</td>
</tr>
<tr>
<td>17:18</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>19:21</td>
<td>ICV</td>
<td>Instruction cache victims</td>
<td>0-3: C_ICACHE_VICTIMS = 0,2,4,8</td>
</tr>
<tr>
<td>22:23</td>
<td>ICS</td>
<td>Instruction cache streams</td>
<td>C_ICACHE_STREAMS</td>
</tr>
<tr>
<td>24</td>
<td>IFTL</td>
<td>Instruction cache tag uses distributed RAM</td>
<td>C_ICACHE_FORCE_TAG_LUTRAM</td>
</tr>
<tr>
<td>25</td>
<td>ICDW</td>
<td>Instruction cache data width</td>
<td>C_ICACHE_DATA_WIDTH &gt; 0</td>
</tr>
<tr>
<td>26:31</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

### Table 2-29: Processor Version Register 5 (PVR5)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DCU</td>
<td>Use data cache</td>
<td>C_USE_DCACHE</td>
</tr>
<tr>
<td>1:5</td>
<td>DCCTS</td>
<td>Data cache tag size</td>
<td>C_DCACHE_ADDR_TAG</td>
</tr>
<tr>
<td>6</td>
<td>Reserved</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>DCW</td>
<td>Allow data cache write</td>
<td>C_ALLOW_DCACHE_WR</td>
</tr>
<tr>
<td>8:10</td>
<td>DCLL</td>
<td>The base two logarithm of the data cache line length</td>
<td>( \log_2 (C_{DCACHE_LINE_LEN}) )</td>
</tr>
<tr>
<td>11:15</td>
<td>DCBS</td>
<td>The base two logarithm of the data cache byte size</td>
<td>( \log_2 (C_{DCACHE_BYTE_SIZE}) )</td>
</tr>
<tr>
<td>16</td>
<td>DAU</td>
<td>The data cache is used for all memory accesses within the cacheable range</td>
<td>C_DCACHE_ALWAYS_USED</td>
</tr>
<tr>
<td>17</td>
<td>DWB</td>
<td>Data cache policy is write-back</td>
<td>C_DCACHE_USE_WRITEBACK</td>
</tr>
<tr>
<td>18</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>19:21</td>
<td>DCV</td>
<td>Data cache victims</td>
<td>0-3: C_DCACHE_VICTIMS = 0,2,4,8</td>
</tr>
<tr>
<td>22:23</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>24</td>
<td>DFTL</td>
<td>Data cache tag uses distributed RAM</td>
<td>C_DCACHE_FORCE_TAG_LUTRAM</td>
</tr>
</tbody>
</table>
### Table 2-29: Processor Version Register 5 (PVR5) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>DCDW</td>
<td>Data cache data width</td>
<td>C_DCACHE_DATA_WIDTH &gt; 0</td>
</tr>
<tr>
<td>26</td>
<td>AXI4DC</td>
<td>Data Cache AXI interface uses AXI4 protocol, with support for exclusive access</td>
<td>C_M_AXI_DC_EXCLUSIVE_ACCESS</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits</th>
<th>Reserved</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>27:31</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

### Table 2-30: Processor Version Register 6 (PVR6)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>ICBA</td>
<td>Instruction Cache Base Address</td>
<td>C_ICACHE_BASEADDR</td>
</tr>
</tbody>
</table>

### Table 2-31: Processor Version Register 7 (PVR7)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>ICHA</td>
<td>Instruction Cache High Address</td>
<td>C_ICACHE_HIGHADDR</td>
</tr>
</tbody>
</table>

### Table 2-32: Processor Version Register 8 (PVR8)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:C_ADDR_SIZE-1</td>
<td>DCBA</td>
<td>Data Cache Base Address</td>
<td>C_DCACHE_BASEADDR</td>
</tr>
</tbody>
</table>

### Table 2-33: Processor Version Register 9 (PVR9)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:C_ADDR_SIZE-1</td>
<td>DCHA</td>
<td>Data Cache High Address</td>
<td>C_DCACHE_HIGHADDR</td>
</tr>
</tbody>
</table>

### Table 2-34: Processor Version Register 10 (PVR10)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:7</td>
<td>ARCH</td>
<td>Target architecture:</td>
<td>Defined by parameter C_FAMILY</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0xF   = Virtex®-7, Defence Grade Virtex-7 Q</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x10  = Kintex®-7, Defence Grade Kintex-7 Q</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x11  = Artix®-7, Automotive Artix-7, Defence Grade Artix-7 Q</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x12  = Zynq®-7000, Automotive Zynq-7000, Defence Grade Zynq-7000 Q</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x13  = UltraScale™ Virtex</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x14  = UltraScale Kintex</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x15  = UltraScale+™ Zynq</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x16  = UltraScale+ Virtex</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x17  = UltraScale+ Kintex</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x18  = Spartan®-7</td>
<td></td>
</tr>
<tr>
<td>8:13</td>
<td>ASIZE</td>
<td>Number of extended address bits</td>
<td>C_ADDR_SIZE - 32</td>
</tr>
<tr>
<td>14:31</td>
<td>Reserved</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>
### Table 2-35: Processor Version Register 11 (PVR11)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:1</td>
<td>MMU</td>
<td>Use MMU:</td>
<td>C_USE_MMU</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = None</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = User Mode</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 = Protection</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 = Virtual</td>
<td></td>
</tr>
<tr>
<td>2:4</td>
<td>ITLB</td>
<td>Instruction Shadow TLB size</td>
<td>log2(C_MMU_ITLB_SIZE)</td>
</tr>
<tr>
<td>5:7</td>
<td>DTLB</td>
<td>Data Shadow TLB size</td>
<td>log2(C_MMU_DTLB_SIZE)</td>
</tr>
<tr>
<td>8:9</td>
<td>TLBACC</td>
<td>TLB register access:</td>
<td>C_MMU_TLB_ACCESS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = Minimal</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = Read</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 = Write</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 = Full</td>
<td></td>
</tr>
<tr>
<td>10:14</td>
<td>ZONES</td>
<td>Number of memory protection zones</td>
<td>C_MMU_ZONES</td>
</tr>
<tr>
<td>15</td>
<td>PRIVINS</td>
<td>Privileged instructions:</td>
<td>C_MMU_PRIVILEGED_INSTR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = Full protection</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = Allow stream instructions</td>
<td></td>
</tr>
<tr>
<td>16:16</td>
<td>Reserved</td>
<td>Reserved for future use</td>
<td>0</td>
</tr>
<tr>
<td>17:31</td>
<td>RSTMSR</td>
<td>Reset value for MSR</td>
<td>C_RESET_MSR_IE (&lt;&lt;) 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_RESET_MSR_BIP (&lt;&lt;) 4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_RESET_MSR_ICE (&lt;&lt;) 6</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_RESET_MSR_DCE (&lt;&lt;) 8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_RESET_MSR_EE (&lt;&lt;) 9</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>C_RESET_MSR_EIP (&lt;&lt;) 10</td>
<td></td>
</tr>
</tbody>
</table>

### Table 2-36: Processor Version Register 12 (PVR12)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0:31</td>
<td>VECTORS</td>
<td>Location of MicroBlaze vectors</td>
<td>C_BASE_VECTORS</td>
</tr>
</tbody>
</table>
Pipeline Architecture

MicroBlaze instruction execution is pipelined. For most instructions, each stage takes one clock cycle to complete. Consequently, the number of clock cycles necessary for a specific instruction to complete is equal to the number of pipeline stages, and one instruction is completed on every cycle. A few instructions require multiple clock cycles in the execute stage to complete. This is achieved by stalling the pipeline.

When executing from slower memory, instruction fetches may take multiple cycles. This additional latency directly affects the efficiency of the pipeline. MicroBlaze implements an instruction prefetch buffer that reduces the impact of such multi-cycle instruction memory latency. While the pipeline is stalled by a multi-cycle instruction in the execution stage, the prefetch buffer continues to load sequential instructions. When the pipeline resumes execution, the fetch stage can load new instructions directly from the prefetch buffer instead of waiting for the instruction memory access to complete. If instructions are modified during execution (for example with self-modifying code), the prefetch buffer should be emptied before executing the modified instructions, to ensure that it does not contain the old unmodified instructions. The recommended way to do this is using an MBAR instruction, although it is also possible to use a synchronizing branch instruction, for example BRI 4.

Three Stage Pipeline

With `C_AREA_OPTIMIZED` set to 1 (Area), the pipeline is divided into three stages to minimize hardware cost: Fetch, Decode, and Execute.

<table>
<thead>
<tr>
<th></th>
<th>cycle1</th>
<th>cycle2</th>
<th>cycle3</th>
<th>cycle4</th>
<th>cycle5</th>
<th>cycle6</th>
<th>cycle7</th>
</tr>
</thead>
<tbody>
<tr>
<td>instruction 1</td>
<td>Fetch</td>
<td>Decode</td>
<td>Execute</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>instruction 2</td>
<td>Fetch</td>
<td>Decode</td>
<td>Execute</td>
<td>Execute</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>instruction 3</td>
<td>Fetch</td>
<td>Decode</td>
<td>Stall</td>
<td>Stall</td>
<td>Execute</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Five Stage Pipeline

With `C_AREA_OPTIMIZED` set to 0 (Performance), the pipeline is divided into five stages to maximize performance: Fetch (IF), Decode (OF), Execute (EX), Access Memory (MEM), and Writeback (WB).

<table>
<thead>
<tr>
<th></th>
<th>cycle1</th>
<th>cycle2</th>
<th>cycle3</th>
<th>cycle4</th>
<th>cycle5</th>
<th>cycle6</th>
<th>cycle7</th>
<th>cycle8</th>
<th>cycle9</th>
</tr>
</thead>
<tbody>
<tr>
<td>instruction 1</td>
<td>IF</td>
<td>OF</td>
<td>EX</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>instruction 2</td>
<td>IF</td>
<td>OF</td>
<td>EX</td>
<td>MEM</td>
<td>MEM</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>instruction 3</td>
<td>IF</td>
<td>OF</td>
<td>EX</td>
<td>Stall</td>
<td>Stall</td>
<td>MEM</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
# Eight Stage Pipeline

With `C_AREA_OPTIMIZED` set to 2 (Frequency), the pipeline is divided into eight stages to maximize possible frequency: Fetch (IF), Decode (OF), Execute (EX), Access Memory 0 (M0), Access Memory 1 (M1), Access Memory 2 (M2), Access Memory 3 (M3) and Writeback (WB).

<table>
<thead>
<tr>
<th>Instruction 1</th>
<th>cycle 1</th>
<th>cycle 2</th>
<th>cycle 3</th>
<th>cycle 4</th>
<th>cycle 5</th>
<th>cycle 6</th>
<th>cycle 7</th>
<th>cycle 8</th>
<th>cycle 9</th>
<th>cycle 10</th>
<th>cycle 11</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IF</td>
<td>OF</td>
<td>EX</td>
<td>M0</td>
<td>M1</td>
<td>M2</td>
<td>M3</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instruction 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>IF</td>
<td>OF</td>
<td>EX</td>
<td>M0</td>
<td>M0</td>
<td>M1</td>
<td>M2</td>
<td>M3</td>
<td>WB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instruction 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Stall</td>
<td>M0</td>
<td>M1</td>
<td>M2</td>
</tr>
</tbody>
</table>

## Branches

Normally the instructions in the fetch and decode stages (as well as prefetch buffer) are flushed when executing a taken branch. The fetch pipeline stage is then reloaded with a new instruction from the calculated branch address. A taken branch in MicroBlaze takes three clock cycles to execute, two of which are required for refilling the pipeline. To reduce this latency overhead, MicroBlaze supports branches with delay slots.

### Delay Slots

When executing a taken branch with delay slot, only the fetch pipeline stage in MicroBlaze is flushed. The instruction in the decode stage (branch delay slot) is allowed to complete. This technique effectively reduces the branch penalty from two clock cycles to one. Branch instructions with delay slots have a D appended to the instruction mnemonic. For example, the BNE instruction does not execute the subsequent instruction (does not have a delay slot), whereas BNED executes the next instruction before control is transferred to the branch location.

A delay slot must not contain the following instructions: IMM, branch, or break. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.

Instructions that could cause recoverable exceptions (for example unaligned word or halfword load and store) are allowed in the delay slot. If an exception is caused in a delay slot the ESR[DS] bit is set, and the exception handler is responsible for returning the execution to the branch target (stored in the special purpose register BTR). If the ESR[DS] bit is set, register R17 is not valid (otherwise it contains the address following the instruction causing the exception).

### Branch Target Cache

To improve branch performance, MicroBlaze provides a Branch Target Cache (BTC) coupled with a branch prediction scheme. With the BTC enabled, a correctly predicted immediate branch or return instruction incurs no overhead.
The BTC operates by saving the target address of each immediate branch and return instruction the first time the instruction is encountered. The next time it is encountered, it is usually found in the Branch Target Cache, and the Instruction Fetch Program Counter is then simply changed to the saved target address, in case the branch should be taken. Unconditional branches and return instructions are always taken, whereas conditional branches use branch prediction, to avoid taking a branch that should not have been taken and vice versa.

The BTC is cleared when a memory barrier (MBAR 0) or synchronizing branch (BRI 4) is executed. This also occurs when the memory barrier or synchronizing branch follows immediately after a branch instruction, even if that branch is taken. To avoid inadvertently clearing the BTC, the memory barrier or synchronizing branch should not be placed immediately after a branch instruction.

There are three cases where the branch prediction can cause a mispredict, namely:

- A conditional branch that should not have been taken, is actually taken,
- A conditional branch that should actually have been taken, is not taken,
- The target address of a return instruction is incorrect, which may occur when returning from a function called from different places in the code.

All of these cases are detected and corrected when the branch or return instruction reaches the execute stage, and the branch prediction bits or target address are updated in the BTC, to reflect the actual instruction behavior. This correction incurs a penalty of 2 clock cycles for the 5-stage pipeline and 7-9 clock cycles for the 8-stage pipeline.

The size of the BTC can be selected with `C_BRANCH_TARGET_CACHE_SIZE`. The default recommended setting uses one block RAM, and provides 512 entries. When selecting 64 entries or below, distributed RAM is used to implement the BTC, otherwise block RAM is used.

When the BTC uses block RAM, and `C_FAULT_TOLERANT` is set to 1, block RAMs are protected by parity. In case of a parity error, the branch is not predicted. To avoid accumulating errors in this case, the BTC should be cleared periodically by a synchronizing branch.

The Branch Target Cache is available when `C_USE_BRANCH_TARGET_CACHE` is set to 1 and `C_AREA_OPTIMIZED` is set to 0 (Performance) or 2 (Frequency).
Memory Architecture

MicroBlaze is implemented with a Harvard memory architecture; instruction and data accesses are done in separate address spaces. The instruction address space has a 32-bit range (that is, handles up to 4GB of instructions). The data address space has a default 32-bit range, and can be extended up to a 64-bit range (that is, handles from 4GB to 16EB of data). The instruction and data memory ranges can be made to overlap by mapping them both to the same physical memory. The latter is necessary for software debugging.

Both instruction and data interfaces of MicroBlaze are default 32 bits wide and use big endian or little endian, bit-reversed format, depending on the selected endianness. MicroBlaze supports word, halfword, and byte accesses to data memory.

Big endian format is only available when using the MMU in virtual or protected mode (C_USE_MMU > 1) or when reorder instructions are enabled (C_USE_REORDER_INSTR = 1).

Data accesses must be aligned (word accesses must be on word boundaries, halfword on halfword boundaries), unless the processor is configured to support unaligned exceptions. All instruction accesses must be word aligned.

MicroBlaze prefetches instructions to improve performance, using the instruction prefetch buffer and (if enabled) instruction cache streams. To avoid attempts to prefetch instructions beyond the end of physical memory, which may cause an instruction bus error or a processor stall, instructions must not be located too close to the end of physical memory. The instruction prefetch buffer requires 16 bytes margin, and using instruction cache streams adds two additional cache lines (32, 64 or 128 bytes).

MicroBlaze does not separate data accesses to I/O and memory (it uses memory mapped I/O). The processor has up to three interfaces for memory accesses:

- Local Memory Bus (LMB)
- Advanced eXtensible Interface (AXI4) for peripheral access
- Advanced eXtensible Interface (AXI4) or AXI Coherency Extension (ACE) for cache access

The LMB memory address range must not overlap with AXI4 ranges.

The C_ENDIANNESS parameter is always set to little endian.

MicroBlaze has a single cycle latency for accesses to local memory (LMB) and for cache read hits, except with C_AREA_OPTIMIZED set to 1 (Area), when data side accesses and data cache read hits require two clock cycles, and with C_FAULT_TOLERANT set to 1, when byte writes and halfword writes to LMB normally require two clock cycles.

The data cache write latency depends on C_DCACHE_USE_WRITEBACK. When C_DCACHE_USE_WRITEBACK is set to 1, the write latency normally is one cycle (more if the
cache needs to do memory accesses). When C_DCACHE_USE_WRITEBACK is cleared to 0, the write latency normally is two cycles (more if the posted-write buffer in the memory controller is full).

The MicroBlaze instruction and data caches can be configured to use 4, 8 or 16 word cache lines. When using a longer cache line, more bytes are prefetched, which generally improves performance for software with sequential access patterns. However, for software with a more random access pattern the performance can instead decrease for a given cache size. This is caused by a reduced cache hit rate due to fewer available cache lines.

For details on the different memory interfaces refer to Chapter 3, MicroBlaze Signal Interface Description.
Privileged Instructions

The following MicroBlaze instructions are privileged:

- GET, GETD, PUT, PUTD (except when explicitly allowed)
- WIC, WDC
- MTS
- MSRCLR, MSRSET (except when only the C bit is affected)
- BRK
- RTID, RTBD, RTED
- BRKI (except when jumping to physical address C_BASE_VECTORS + 0x8 or C_BASE_VECTORS + 0x18)
- SLEEP, Hibernate, SUSPEND

Attempted use of these instructions when running in user mode causes a privileged instruction exception.

When setting the parameter C_MMU_PRIVILEGED_INSTR to 1, the instructions GET, GETD, PUT, and PUTD are not considered privileged, and can be executed when running in user mode. It is strongly discouraged to do this, unless absolutely necessary for performance reasons, since it allows application programs to interfere with each other.

There are six ways to leave user mode and virtual mode:

1. Hardware generated reset (including debug reset)
2. Hardware exception
3. Non-maskable break or hardware break
4. Interrupt
5. Executing "BRALID Re, C_BASE_VECTORS + 0x8" to perform a user vector exception
6. Executing the software break instructions "BRKI" jumping to physical address C_BASE_VECTORS + 0x8 or C_BASE_VECTORS + 0x18

In all of these cases, except hardware generated reset, the user mode and virtual mode status is saved in the MSR UMS and VMS bits.

Application (user-mode) programs transfer control to system-service routines (privileged mode programs) using the BRALID or BRKI instruction, jumping to physical address C_BASE_VECTORS + 0x8. Executing this instruction causes a system-call exception to occur. The exception handler determines which system-service routine to call and whether the calling application has permission to call that service. If permission is granted, the
exception handler performs the actual procedure call to the system-service routine on behalf of the application program.

The execution environment expected by the system-service routine requires the execution of prologue instructions to set up that environment. Those instructions usually create the block of storage that holds procedural information (the activation record), update and initialize pointers, and save volatile registers (registers the system-service routine uses). Prologue code can be inserted by the linker when creating an executable module, or it can be included as stub code in either the system-call interrupt handler or the system-library routines.

Returns from the system-service routine reverse the process described above. Epilog code is executed to unwind and deallocate the activation record, restore pointers, and restore volatile registers. The interrupt handler executes a return from exception instruction (RTED) to return to the application.
Virtual-Memory Management

Programs running on MicroBlaze use effective addresses to access a flat 4 GB address space. The processor can interpret this address space in one of two ways, depending on the translation mode:

- In real mode, effective addresses are used to directly access physical memory
- In virtual mode, effective addresses are translated into physical addresses by the virtual-memory management hardware in the processor

Virtual mode provides system software with the ability to relocate programs and data anywhere in the physical address space. System software can move inactive programs and data out of physical memory when space is required by active programs and data.

Relocation can make it appear to a program that more memory exists than is actually implemented by the system. This frees the programmer from working within the limits imposed by the amount of physical memory present in a system. Programmers do not need to know which physical-memory addresses are assigned to other software processes and hardware devices. The addresses visible to programs are translated into the appropriate physical addresses by the processor.

Virtual mode provides greater control over memory protection. Blocks of memory as small as 1 KB can be individually protected from unauthorized access. Protection and relocation enable system software to support multitasking. This capability gives the appearance of simultaneous or near-simultaneous execution of multiple programs.

In MicroBlaze, virtual mode is implemented by the memory-management unit (MMU), available when `C_USE_MMU` is set to 3 (Virtual) and `C_AREA_OPTIMIZED` is set to 0 (Performance) or 2 (Frequency). The MMU controls effective-address to physical-address mapping and supports memory protection. Using these capabilities, system software can implement demand-paged virtual memory and other memory management schemes.

The MicroBlaze MMU implementation is based upon PowerPC™ 405. For details, see the PowerPC Processor Reference Guide (UG011) document.

The MMU features are summarized as follows:

- Translates effective addresses into physical addresses
- Controls page-level access during address translation
- Provides additional virtual-mode protection control through the use of zones
- Provides independent control over instruction-address and data-address translation and protection
- Supports eight page sizes: 1 kB, 4 kB, 16 kB, 64 kB, 256 kB, 1 MB, 4 MB, and 16 MB. Any combination of page sizes can be used by system software
- Software controls the page-replacement strategy
Real Mode

The processor references memory when it fetches an instruction and when it accesses data with a load or store instruction. Programs reference memory locations using a 32-bit effective address calculated by the processor. When real mode is enabled, the physical address is identical to the effective address and the processor uses it to access physical memory. After a processor reset, the processor operates in real mode. Real mode can also be enabled by clearing the VM bit in the MSR.

Physical-memory data accesses (loads and stores) are performed in real mode using the effective address. Real mode does not provide system software with virtual address translation, but the full memory access-protection is available, implemented when $\text{C\_USE\_MMU} > 1$ (User Mode) and $\text{C\_AREA\_OPTIMIZED} = 0$ (Performance) or 2 (Frequency). Implementation of a real-mode memory manager is more straightforward than a virtual-mode memory manager. Real mode is often an appropriate solution for memory management in simple embedded environments, when access-protection is necessary, but virtual address translation is not required.

Virtual Mode

In virtual mode, the processor translates an effective address into a physical address using the process shown in Figure 2-18. Virtual mode can be enabled by setting the VM bit in the MSR.

![Virtual-Mode Address Translation](UG011_37_021302)

Figure 2-18: Virtual-Mode Address Translation
Each address shown in Figure 2-18 contains a page-number field and an offset field. The page number represents the portion of the address translated by the MMU. The offset represents the byte offset into a page and is not translated by the MMU. The virtual address consists of an additional field, called the process ID (PID), which is taken from the PID register (see Process-ID Register, page 34). The combination of PID and effective page number (EPN) is referred to as the virtual page number (VPN). The value n is determined by the page size, as shown in Table 2-37.

System software maintains a page-translation table that contains entries used to translate each virtual page into a physical page. The page size defined by a page translation entry determines the size of the page number and offset fields. For example, when a 4 kB page size is used, the page-number field is 20 bits and the offset field is 12 bits. The VPN in this case is 28 bits.

Then the most frequently used page translations are stored in the translation look-aside buffer (TLB). When translating a virtual address, the MMU examines the page-translation entries for a matching VPN (PID and EPN). Rather than examining all entries in the table, only entries contained in the processor TLB are examined. When a page-translation entry is found with a matching VPN, the corresponding physical-page number is read from the entry and combined with the offset to form the 32-bit physical address. This physical address is used by the processor to reference memory.

System software can use the PID to uniquely identify software processes (tasks, subroutines, threads) running on the processor. Independently compiled processes can operate in effective-address regions that overlap each other. This overlap must be resolved by system software if multitasking is supported. Assigning a PID to each process enables system software to resolve the overlap by relocating each process into a unique region of virtual-address space. The virtual-address space mappings enable independent translation of each process into the physical-address space.

**Page-Translation Table**

The page-translation table is a software-defined and software-managed data structure containing page translations. The requirement for software-managed page translation represents an architectural trade-off targeted at embedded-system applications. Embedded systems tend to have a tightly controlled operating environment and a well-defined set of application software. That environment enables virtual-memory management to be optimized for each embedded system in the following ways:

- The page-translation table can be organized to maximize page-table search performance (also called table walking) so that a given page-translation entry is located quickly. Most general-purpose processors implement either an indexed page table (simple search method, large page-table size) or a hashed page table (complex search method, small page-table size). With software table walking, any hybrid organization can be employed that suits the particular embedded system. Both the page-table size and access time can be optimized.
• Independent page sizes can be used for application modules, device drivers, system service routines, and data. Independent page-size selection enables system software to more efficiently use memory by reducing fragmentation (unused memory). For example, a large data structure can be allocated to a 16 MB page and a small I/O device-driver can be allocated to a 1 KB page.

• Page replacement can be tuned to minimize the occurrence of missing page translations. As described in the following section, the most-frequently used page translations are stored in the translation look-aside buffer (TLB). Software is responsible for deciding which translations are stored in the TLB and which translations are replaced when a new translation is required. The replacement strategy can be tuned to avoid thrashing, whereby page-translation entries are constantly being moved in and out of the TLB. The replacement strategy can also be tuned to prevent replacement of critical-page translations, a process sometimes referred to as page locking.

The unified 64-entry TLB, managed by software, caches a subset of instruction and data page-translation entries accessible by the MMU. Software is responsible for reading entries from the page-translation table in system memory and storing them in the TLB. The following section describes the unified TLB in more detail. Internally, the MMU also contains shadow TLBs for instructions and data, with sizes configurable by \texttt{C\_MMU\_ITLB\_SIZE} and \texttt{C\_MMU\_DTLB\_SIZE} respectively.

These shadow TLBs are managed entirely by the processor (transparent to software) and are used to minimize access conflicts with the unified TLB.

**Translation Look-Aside Buffer**

The translation look-aside buffer (TLB) is used by the MicroBlaze MMU for address translation when the processor is running in virtual mode, memory protection, and storage control. Each entry within the TLB contains the information necessary to identify a virtual page (PID and effective page number), specify its translation into a physical page, determine the protection characteristics of the page, and specify the storage attributes associated with the page.

The MicroBlaze TLB is physically implemented as three separate TLBs:

• Unified TLB—The UTLB contains 64 entries and is pseudo-associative. Instruction-page and data-page translation can be stored in any UTLB entry. The initialization and management of the UTLB is controlled completely by software.

• Instruction Shadow TLB—The ITLB contains instruction page-translation entries and is fully associative. The page-translation entries stored in the ITLB represent the most-recently accessed instruction-page translations from the UTLB. The ITLB is used to minimize contention between instruction translation and UTLB-update operations. The initialization and management of the ITLB is controlled completely by hardware and is transparent to software.
• Data Shadow TLB—The DTLB contains data page-translation entries and is fully associative. The page-translation entries stored in the DTLB represent the most-recently accessed data-page translations from the UTLB. The DTLB is used to minimize contention between data translation and UTLB-update operations. The initialization and management of the DTLB is controlled completely by hardware and is transparent to software.

Figure 2-19 provides the translation flow for TLB.
**TLB Entry Format**

Figure 2-20 shows the format of a TLB entry. Each TLB entry is 68 bits and is composed of two portions: TLBLO (also referred to as the data entry), and TLBHI (also referred to as the tag entry).

The TLB entry contents are described in Table 2-20, page 36 and Table 2-21, page 38.

The fields within a TLB entry are categorized as follows:

- **Virtual-page identification (TAG, SIZE, V, TID)**—These fields identify the page-translation entry. They are compared with the virtual-page number during the translation process.
- **Physical-page identification (RPN, SIZE)**—These fields identify the translated page in physical memory.
- **Access control (EX, WR, ZSEL)**—These fields specify the type of access allowed in the page and are used to protect pages from improper accesses.
- **Storage attributes (W, I, M, G, E, U0)**—These fields specify the storage-control attributes, such as caching policy for the data cache (write-back or write-through), whether a page is cacheable, and how bytes are ordered (endianness).

Table 2-37 shows the relationship between the TLB-entry SIZE field and the translated page size. This table also shows how the page size determines which address bits are involved in a tag comparison, which address bits are used as a page offset, and which bits in the physical page number are used in the physical address.
Chapter 2: MicroBlaze Architecture

TLB Access

When the MMU translates a virtual address (the combination of PID and effective address) into a physical address, it first examines the appropriate shadow TLB for the page translation entry. If an entry is found, it is used to access physical memory. If an entry is not found, the MMU examines the UTLB for the entry. A delay occurs each time the UTLB must be accessed due to a shadow TLB miss. The miss latency ranges from 2-32 cycles. The DTLB has priority over the ITLB if both simultaneously access the UTLB.

Figure 2–21, page 62 shows the logical process the MMU follows when examining a page-translation entry in one of the shadow TLBs or the UTLB. All valid entries in the TLB are checked.

A TLB hit occurs when all of the following conditions are met by a TLB entry:

- The entry is valid
- The TAG field in the entry matches the effective address EPN under the control of the SIZE field in the entry
- The TID field in the entry matches the PID

If any of the above conditions are not met, a TLB miss occurs. A TLB miss causes an exception, described as follows:

A TID value of 0x00 causes the MMU to ignore the comparison between the TID and PID. Only the TAG and EA[EPN] are compared. A TLB entry with TID=0x00 represents a process-independent translation. Pages that are accessed globally by all processes should be assigned a TID value of 0x00. A PID value of 0x00 does not identify a process that can access any page. When PID=0x00, a page-translation hit only occurs when TID=0x00. It is possible for software to load the TLB with multiple entries that match an EA[EPN] and PID combination. However, this is considered a programming error and results in undefined behavior.

Table 2-37: Page-Translation Bit Ranges by Page Size

<table>
<thead>
<tr>
<th>Page Size (TLBH Field)</th>
<th>Tag Comparison Bit Range</th>
<th>Page Offset</th>
<th>Physical Page Number</th>
<th>RPN Bits Clear to 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 KB 000</td>
<td>TAG[0:21] - Address[0:21]</td>
<td>Address[22:31]</td>
<td>RPN[0:21]</td>
<td>-</td>
</tr>
</tbody>
</table>
When a hit occurs, the MMU reads the RPN field from the corresponding TLB entry. Some or all of the bits in this field are used, depending on the value of the SIZE field (see Table 2-37). For example, if the SIZE field specifies a 256 kB page size, RPN[0:13] represents the physical page number and is used to form the physical address. RPN[14:21] is not used, and software must clear those bits to 0 when initializing the TLB entry. The remainder of the physical address is taken from the page-offset portion of the EA. If the page size is 256 kB, the 32-bit physical address is formed by concatenating RPN[0:13] with bits14:31 of the effective address.

Prior to accessing physical memory, the MMU examines the TLB-entry access-control fields. These fields indicate whether the currently executing program is allowed to perform the requested memory access.

If access is allowed, the MMU checks the storage-attribute fields to determine how to access the page. The storage-attribute fields specify the caching policy for memory accesses.

**TLB Access Failures**

A TLB-access failure causes an exception to occur. This interrupts execution of the instruction that caused the failure and transfers control to an interrupt handler to resolve the failure. A TLB access can fail for two reasons:

- A matching TLB entry was not found, resulting in a TLB miss
- A matching TLB entry was found, but access to the page was prevented by either the storage attributes or zone protection

When an interrupt occurs, the processor enters real mode by clearing MSR[VM] to 0. In real mode, all address translation and memory-protection checks performed by the MMU are disabled. After system software initializes the UTLB with page-translation entries, management of the MicroBlaze UTLB is usually performed using interrupt handlers running in real mode.
Figure 2-21 diagrams the general process for examining a TLB entry.

The following sections describe the conditions under which exceptions occur due to TLB access failures.

**Data-Storage Exception**

When virtual mode is enabled, (MSR[VM]=1), a data-storage exception occurs when access to a page is not permitted for any of the following reasons:

- From user mode:
  - The TLB entry specifies a zone field that prevents access to the page (ZPR[Zn]=00). This applies to load and store instructions.
  - The TLB entry specifies a read-only page (TLBLO[WR]=0) that is not otherwise overridden by the zone field (ZPR[Zn], 11). This applies to store instructions.
• From privileged mode:
  - The TLB entry specifies a read-only page (TLBLO[WR]=0) that is not otherwise overridden by the zone field (ZPR[Zn], 10 and ZPR[Zn], 11). This applies to store instructions.

**Instruction-Storage Exception**

When virtual mode is enabled, (MSR[VM]=1), an instruction-storage exception occurs when access to a page is not permitted for any of the following reasons:

• From user mode:
  - The TLB entry specifies a zone field that prevents access to the page (ZPR[Zn]=00).
  - The TLB entry specifies a non-executable page (TLBLO[EX]=0) that is not otherwise overridden by the zone field (ZPR[Zn], 11).
  - The TLB entry specifies a guarded-storage page (TLBLO[G]=1).

• From privileged mode:
  - The TLB entry specifies a non-executable page (TLBLO[EX]=0) that is not otherwise overridden by the zone field (ZPR[Zn], 10 and ZPR[Zn], 11).
  - The TLB entry specifies a guarded-storage page (TLBLO[G]=1).

**Data TLB-Miss Exception**

When virtual mode is enabled (MSR[VM]=1) a data TLB-miss exception occurs if a valid, matching TLB entry was not found in the TLB (shadow and UTLB). Any load or store instruction can cause a data TLB-miss exception.

**Instruction TLB-Miss Exception**

When virtual mode is enabled (MSR[VM]=1) an instruction TLB-miss exception occurs if a valid, matching TLB entry was not found in the TLB (shadow and UTLB). Any instruction fetch can cause an instruction TLB-miss exception.

**Access Protection**

System software uses access protection to protect sensitive memory locations from improper access. System software can restrict memory accesses for both user-mode and privileged-mode software. Restrictions can be placed on reads, writes, and instruction fetches. Access protection is available when virtual protected mode is enabled.

Access control applies to instruction fetches, data loads, and data stores. The TLB entry for a virtual page specifies the type of access allowed to the page. The TLB entry also specifies a zone-protection field in the zone-protection register that is used to override the access controls specified by the TLB entry.
**TLB Access-Protection Controls**

Each TLB entry controls three types of access:

- **Process**—Processes are protected from unauthorized access by assigning a unique process ID (PID) to each process. When system software starts a user-mode application, it loads the PID for that application into the PID register. As the application executes, memory addresses are translated using only TLB entries with a TID field in Translation Look-Aside Buffer High (TLBHI) that matches the PID. This enables system software to restrict accesses for an application to a specific area in virtual memory. A TLB entry with TID=0x00 represents a process-independent translation. Pages that are accessed globally by all processes should be assigned a TID value of 0x00.

- **Execution**—The processor executes instructions only if they are fetched from a virtual page marked as executable (TLBLO[EX]=1). Clearing TLBLO[EX] to 0 prevents execution of instructions fetched from a page, instead causing an instruction-storage interrupt (ISI) to occur. The ISI does not occur when the instruction is fetched, but instead occurs when the instruction is executed. This prevents speculatively fetched instructions that are later discarded (rather than executed) from causing an ISI.

  The zone-protection register can override execution protection.

- **Read/Write**—Data is written only to virtual pages marked as writable (TLBLO[WR]=1). Clearing TLBLO[WR] to 0 marks a page as read-only. An attempt to write to a read-only page causes a data-storage interrupt (DSI) to occur.

  The zone-protection register can override write protection.

TLB entries cannot be used to prevent programs from reading pages. In virtual mode, zone protection is used to read-protect pages. This is done by defining a no-access-allowed zone (ZPR[Zn] = 00) and using it to override the TLB-entry access protection. Only programs running in user mode can be prevented from reading a page. Privileged programs always have read access to a page.

**Zone Protection**

Zone protection is used to override the access protection specified in a TLB entry. Zones are an arbitrary grouping of virtual pages with common access protection. Zones can contain any number of pages specifying any combination of page sizes. There is no requirement for a zone to contain adjacent pages.

The zone-protection register (ZPR) is a 32-bit register used to specify the type of protection override applied to each of 16 possible zones. The protection override for a zone is encoded in the ZPR as a 2-bit field. The 4-bit zone-select field in a TLB entry (TLBLO[ZSEL]) selects one of the 16 zone fields from the ZPR (Z0–Z15). For example, zone Z5 is selected when ZSEL = 0101.
Changing a zone field in the ZPR applies a protection override across all pages in that zone. Without the ZPR, protection changes require individual alterations to each page translation entry within the zone.

Unimplemented zones (when c_MMU_ZONES < 16) are treated as if they contained 11.

**UTLB Management**

The UTLB serves as the interface between the processor MMU and memory-management software. System software manages the UTLB to tell the MMU how to translate virtual addresses into physical addresses. When a problem occurs due to a missing translation or an access violation, the MMU communicates the problem to system software using the exception mechanism. System software is responsible for providing interrupt handlers to correct these problems so that the MMU can proceed with memory translation.

Software reads and writes UTLB entries using the MFS and MTS instructions, respectively. These instructions use the TLBX register index (numbered 0 to 63) corresponding to one of the 64 entries in the UTLB. The tag and data portions are read and written separately, so software must execute two MFS or MTS instructions to completely access an entry. The UTLB is searched for a specific translation using the TLBSX register. TLBSX locates a translation using an effective address and loads the corresponding UTLB index into the TLBX register.

Individual UTLB entries are invalidated using the MTS instruction to clear the valid bit in the tag portion of a TLB entry (TLBHI[V]).

When c_FAULT_TOLERANT is set to 1, the UTLB block RAM is protected by parity. In case of a parity error, a TLB miss exception occurs. To avoid accumulating errors in this case, each entry in the UTLB should be periodically invalidated.

**Recording Page Access and Page Modification**

Software management of virtual-memory poses several challenges:

- In a virtual-memory environment, software and data often consume more memory than is physically available. Some of the software and data pages must be stored outside physical memory, such as on a hard drive, when they are not used. Ideally, the most-frequently used pages stay in physical memory and infrequently used pages are stored elsewhere.

- When pages in physical-memory are replaced to make room for new pages, it is important to know whether the replaced (old) pages were modified. If they were modified, they must be saved prior to loading the replacement (new) pages. If the old pages were not modified, the new pages can be loaded without saving the old pages.

- A limited number of page translations are kept in the UTLB. The remaining translations must be stored in the page-translation table. When a translation is not found in the UTLB (due to a miss), system software must decide which UTLB entry to discard so that...
the missing translation can be loaded. It is desirable for system software to replace infrequently used translations rather than frequently used translations.

Solving the above problems in an efficient manner requires keeping track of page accesses and page modifications. MicroBlaze does not track page access and page modification in hardware. Instead, system software can use the TLB-miss exceptions and the data-storage exception to collect this information. As the information is collected, it can be stored in a data structure associated with the page-translation table.

Page-access information is used to determine which pages should be kept in physical memory and which are replaced when physical-memory space is required. System software can use the valid bit in the TLB entry (TLBHI[V]) to monitor page accesses. This requires page translations be initialized as not valid (TLBHI[V]=0) to indicate they have not been accessed. The first attempt to access a page causes a TLB-miss exception, either because the UTLB entry is marked not valid or because the page translation is not present in the UTLB. The TLB-miss handler updates the UTLB with a valid translation (TLBHI[V]=1). The set valid bit serves as a record that the page and its translation have been accessed. The TLB-miss handler can also record the information in a separate data structure associated with the page-translation entry.

Page-modification information is used to indicate whether an old page can be overwritten with a new page or the old page must first be stored to a hard disk. System software can use the write-protection bit in the TLB entry (TLBLO[WR]) to monitor page modification. This requires page translations be initialized as read-only (TLBLO[WR]=0) to indicate they have not been modified. The first attempt to write data into a page causes a data-storage exception, assuming the page has already been accessed and marked valid as described above. If software has permission to write into the page, the data-storage handler marks the page as writable (TLBLO[WR]=1) and returns. The set write-protection bit serves as a record that a page has been modified. The data-storage handler can also record this information in a separate data structure associated with the page-translation entry.

Tracking page modification is useful when virtual mode is first entered and when a new process is started.
Chapter 2: MicroBlaze Architecture

Reset, Interrupts, Exceptions, and Break

MicroBlaze supports reset, interrupt, user exception, break, and hardware exceptions. The following section describes the execution flow associated with each of these events.

The relative priority starting with the highest is:

1. Reset
2. Hardware Exception
3. Non-maskable Break
4. Break
5. Interrupt
6. User Vector (Exception)

Table 2-38 defines the memory address locations of the associated vectors and the hardware enforced register file locations for return addresses. Each vector allocates two addresses to allow full address range branching (requires an `IMM` followed by a `BRAI` instruction). Normally the vectors start at address 0x00000000, but the parameter `C_BASE_VECTORS` can be used to locate them anywhere in memory.

The address range 0x28 to 0x4F is reserved for future software support by Xilinx. Allocating these addresses for user applications is likely to conflict with future releases of SDK support software.

Table 2-38: Vectors and Return Address Register File Location

<table>
<thead>
<tr>
<th>Event</th>
<th>Vector Address</th>
<th>Register File Return Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>C_BASE_VECTORS + 0x00000000 - C_BASE_VECTORS + 0x00000004</td>
<td>-</td>
</tr>
<tr>
<td>User Vector (Exception)</td>
<td>C_BASE_VECTORS + 0x00000008 - C_BASE_VECTORS + 0x0000000C</td>
<td>Rx</td>
</tr>
<tr>
<td>Interrupt¹</td>
<td>C_BASE_VECTORS + 0x00000010 - C_BASE_VECTORS + 0x00000014</td>
<td>R14</td>
</tr>
<tr>
<td>Break: Non-maskable hardware</td>
<td>C_BASE_VECTORS + 0x00000018 - C_BASE_VECTORS + 0x0000001C</td>
<td>R16</td>
</tr>
<tr>
<td>Break: Hardware</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Break: Software</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hardware Exception</td>
<td>C_BASE_VECTORS + 0x00000020 - C_BASE_VECTORS + 0x00000024</td>
<td>R17 or BTR</td>
</tr>
<tr>
<td>Reserved by Xilinx for future use</td>
<td>C_BASE_VECTORS + 0x00000028 - C_BASE_VECTORS + 0x0000004F</td>
<td>-</td>
</tr>
</tbody>
</table>

¹ With low-latency interrupt mode, the vector address is supplied by the Interrupt Controller.

All of these events will clear the reservation bit, used together with the LWX and SWX instructions to implement mutual exclusion, such as semaphores and spinlocks.
Reset

When a Reset or Debug_Rst\(^1\) occurs, MicroBlaze flushes the pipeline and starts fetching instructions from the reset vector (address 0x0). Both external reset signals are active high and should be asserted for a minimum of 16 cycles. See “MicroBlaze Core Configurability” in Chapter 3 for more information on the MSR reset value parameters.

**Equivalent Pseudocode**

\[
\begin{align*}
\text{PC} & \leftarrow \text{C\_BASE\_VECTORS} + 0x00000000 \\
\text{MSR} & \leftarrow \text{C\_RESET\_MSR\_IE} \ll 2 | \text{C\_RESET\_MSR\_BIP} \ll 4 | \text{C\_RESET\_MSR\_ICE} \ll 6 | \\
& \quad \text{C\_RESET\_MSR\_DCE} \ll 8 | \text{C\_RESET\_MSR\_EE} \ll 9 | \text{C\_RESET\_MSR\_EIP} \ll 10 \\
\text{EAR} & \leftarrow 0; \text{ESR} \leftarrow 0; \text{FSR} \leftarrow 0 \\
\text{PID} & \leftarrow 0; \text{ZPR} \leftarrow 0; \text{TLBX} \leftarrow 0 \\
\text{Reservation} & \leftarrow 0
\end{align*}
\]

Hardware Exceptions

MicroBlaze can be configured to trap the following internal error conditions: illegal instruction, instruction and data bus error, and unaligned access. The divide exception can only be enabled if the processor is configured with a hardware divider (\(\text{C\_USE\_DIV} = 1\)). When configured with a hardware floating point unit (\(\text{C\_USE\_FPU} > 0\)), it can also trap the following floating point specific exceptions: underflow, overflow, float division-by-zero, invalid operation, and denormalized operand error.

When configured with a hardware Memory Management Unit, it can also trap the following memory management specific exceptions: Illegal Instruction Exception, Data Storage Exception, Instruction Storage Exception, Data TLB Miss Exception, and Instruction TLB Miss Exception.

A hardware exception causes MicroBlaze to flush the pipeline and branch to the hardware exception vector (address \(\text{C\_BASE\_VECTORS} + 0x20\)). The execution stage instruction in the exception cycle is not executed.

The exception also updates the general purpose register R17 in the following manner:

- For the MMU exceptions (Data Storage Exception, Instruction Storage Exception, Data TLB Miss Exception, Instruction TLB Miss Exception) the register R17 is loaded with the appropriate program counter value to re-execute the instruction causing the exception upon return. The value is adjusted to return to a preceding \text{IMM} instruction, if any. If the exception is caused by an instruction in a branch delay slot, the value is adjusted to return to the branch instruction, including adjustment for a preceding \text{IMM} instruction, if any.

---

1. Reset input controlled by the debugger via MDM.
• For all other exceptions the register R17 is loaded with the program counter value of the subsequent instruction, unless the exception is caused by an instruction in a branch delay slot. If the exception is caused by an instruction in a branch delay slot, the ESR[DS] bit is set. In this case the exception handler should resume execution from the branch target address stored in BTR.

The EE and EIP bits in MSR are automatically reverted when executing the RTED instruction.

The VM and UM bits in MSR are automatically reverted from VMS and UMS when executing the RTED, RTBD, and RTID instructions.

**Exception Priority**

When two or more exceptions occur simultaneously, they are handled in the following order, from the highest priority to the lowest:

• Instruction Bus Exception
• Instruction TLB Miss Exception
• Instruction Storage Exception
• Illegal Opcode Exception
• Privileged Instruction Exception or Stack Protection Violation Exception
• Data TLB Miss Exception
• Data Storage Exception
• Unaligned Exception
• Data Bus Exception
• Divide Exception
• FPU Exception
• Stream Exception

**Exception Causes**

• Stream Exception

  The AXI4-Stream exception is caused by executing a `get` or `getd` instruction with the ‘e’ bit set to ‘1’ when there is a control bit mismatch.

• Instruction Bus Exception

  The instruction bus exception is caused by errors when reading data from memory.

  - The instruction peripheral AXI4 interface (M_AXI_IP) exception is caused by an error response on M_AXI_IP_RRESP.
Chapter 2: MicroBlaze Architecture

- The instruction cache AXI4 interface (M_AXI_IC) is caused by an error response on M_AXI_IC_RRESP. The exception can only occur when C_ICACHE_ALWAYS_USED is set to 1 and the cache is turned off, or if the MMU Inhibit Caching bit is set for the address. In all other cases the response is ignored.

- The instructions side local memory (ILMB) can only cause instruction bus exception when either an uncorrectable error occurs in the LMB memory, as indicated by the IUE signal, or C_ECC_USE_CE_EXCEPTION is set to 1 and a correctable error occurs in the LMB memory, as indicated by the ICE signal.

- Illegal Opcode Exception

  The illegal opcode exception is caused by an instruction with an invalid major opcode (bits 0 through 5 of instruction). Bits 6 through 31 of the instruction are not checked. Optional processor instructions are detected as illegal if not enabled. If the optional feature C_OPCODE_0x0_ILLEGAL is enabled, an illegal opcode exception is also caused if the instruction is equal to 0x00000000.

- Data Bus Exception

  The data bus exception is caused by errors when reading data from memory or writing data to memory.

  - The data peripheral AXI4 interface (M_AXI_DP) exception is caused by an error response on M_AXI_DP_RRESP or M_AXI_DP_BRESP.

  - The data cache AXI4 interface (M_AXI_DC) exception is caused by:
    - An error response on M_AXI_DC_RRESP or M_AXI_DC_BRESP;
    - OKAY response on M_AXI_DC_RRESP in case of an exclusive access using LWX.

    The exception can only occur when C_DCACHE_ALWAYS_USED is set to 1 and the cache is turned off, when an exclusive access using LWX or SWX is performed, or if the MMU Inhibit Caching bit is set for the address. In all other cases the response is ignored.

  - The data side local memory (DLMB) can only cause instruction bus exception when either an uncorrectable error occurs in the LMB memory, as indicated by the DUE signal, or C_ECC_USE_CE_EXCEPTION is set to 1 and a correctable error occurs in the LMB memory, as indicated by the DCE signal. An error can occur for all read accesses, and for byte and halfword write accesses.

- Unaligned Exception

  The unaligned exception is caused by a word access where the address to the data bus has bits 30 or 31 set, or a half-word access with bit 31 set.

- Divide Exception

  The divide exception is caused by an integer division (idiv or idivu) where the divisor is zero, or by a signed integer division (idiv) where overflow occurs (-2147483648 / -1).
Chapter 2: MicroBlaze Architecture

- **FPU Exception**
  
  An FPU exception is caused by an underflow, overflow, divide-by-zero, illegal operation, or denormalized operand occurring with a floating point instruction.

  - Underflow occurs when the result is denormalized.
  - Overflow occurs when the result is not-a-number (NaN).
  - The divide-by-zero FPU exception is caused by the rA operand to fdiv being zero when rB is not infinite.
  - Illegal operation is caused by a signaling NaN operand or by illegal infinite or zero operand combinations.

- **Privileged Instruction Exception**

  The Privileged Instruction exception is caused by an attempt to execute a privileged instruction in User Mode.

- **Stack Protection Violation Exception**

  A Stack Protection Violation exception is caused by executing a load or store instruction using the stack pointer (register R1) as rA with an address outside the stack boundaries defined by the special Stack Low and Stack High registers, causing a stack overflow or a stack underflow.

- **Data Storage Exception**

  The Data Storage exception is caused by an attempt to access data in memory that results in a memory-protection violation.

- **Instruction Storage Exception**

  The Instruction Storage exception is caused by an attempt to access instructions in memory that results in a memory-protection violation.

- **Data TLB Miss Exception**

  The Data TLB Miss exception is caused by an attempt to access data in memory, when a valid Translation Look-Aside Buffer entry is not present, and virtual protected mode is enabled.

- **Instruction TLB Miss Exception**

  The Instruction TLB Miss exception is caused by an attempt to access instructions in memory, when a valid Translation Look-Aside Buffer entry is not present, and virtual protected mode is enabled.
Chapter 2: MicroBlaze Architecture

Should an Instruction Bus Exception, Illegal Opcode Exception or Data Bus Exception occur when \( C_{\text{FAULT_TOLERANT}} \) is set to 1, and an exception is in progress (that is MSR[EIP] set and MSR[EE] cleared), the pipeline is halted, and the external signal MB_Error is set.

**Imprecise Exceptions**

Normally all exceptions in MicroBlaze are precise, meaning that any instructions in the pipeline after the instruction causing an exception are invalidated, and have no effect.

When \( C_{\text{IMPRECISE_EXCEPTIONS}} \) is set to 1 (ECC) an Instruction Bus Exception or Data Bus Exception caused by ECC errors in LMB memory is not precise, meaning that a subsequent memory access instruction in the pipeline may be executed. If this behavior is acceptable, the maximum frequency can be improved by setting this parameter to 1.

**Equivalent Pseudocode**

\[
\text{ESR[DS]} \leftarrow \text{exception in delay slot}
\text{if ESR[DS] then}
\quad \text{BTR} \leftarrow \text{branch target PC}
\quad \text{if MMU exception then}
\quad \quad \text{if branch preceded by IMM then}
\quad \quad \quad \text{r17} \leftarrow \text{PC - 8}
\quad \quad \quad \text{else}
\quad \quad \quad \quad \text{r17} \leftarrow \text{PC - 4}
\quad \quad \quad \text{else}
\quad \quad \quad \quad \text{r17} \leftarrow \text{invalid value}
\text{else if MMU exception then}
\quad \text{if instruction preceded by IMM then}
\quad \quad \text{r17} \leftarrow \text{PC - 4}
\quad \quad \text{else}
\quad \quad \quad \text{r17} \leftarrow \text{PC}
\text{else}
\quad \text{r17} \leftarrow \text{PC + 4}
\text{PC} \leftarrow \text{C_BASE_VECTORS} + 0x00000020
\text{MSR[EE]} \leftarrow 0, \text{MSR[EIP]} \leftarrow 1
\text{MSR[UMS]} \leftarrow \text{MSR[UM]}, \text{MSR[UM]} \leftarrow 0, \text{MSR[VMS]} \leftarrow \text{MSR[VM]}, \text{MSR[VM]} \leftarrow 0
\text{ESR[EC]} \leftarrow \text{exception specific value}
\text{ESR[ESS]} \leftarrow \text{exception specific value}
\text{EAR} \leftarrow \text{exception specific value}
\text{FSR} \leftarrow \text{exception specific value}
\text{Reservation} \leftarrow 0
\]

**Breaks**

There are two kinds of breaks:

- Hardware (external) breaks
- Software (internal) breaks
Hardware Breaks

Hardware breaks are performed by asserting the external break signal (that is, the Ext_BRK and Ext_NM_BRK input ports). On a break, the instruction in the execution stage completes while the instruction in the decode stage is replaced by a branch to the break vector (address C_BASE_VECTORS + 0x18). The break return address (the PC associated with the instruction in the decode stage at the time of the break) is automatically loaded into general purpose register R16. MicroBlaze also sets the Break In Progress (BIP) flag in the Machine Status Register (MSR).

A normal hardware break (that is, the Ext_BRK input port) is only handled when MSR[BIP] and MSR[EIP] are set to 0 (that is, there is no break or exception in progress). The Break In Progress flag disables interrupts. A non-maskable break (that is, the Ext_NM_BRK input port) is always handled immediately.

The BIP bit in the MSR is automatically cleared when executing the RTBD instruction.

The Ext_BRK signal must be kept asserted until the break has occurred, and deasserted before the RTBD instruction is executed. The Ext_NM_BRK signal must only be asserted one clock cycle.

Software Breaks

To perform a software break, use the brk and brki instructions. Refer to Chapter 5, MicroBlaze Instruction Set Architecture for detailed information on software breaks.

As a special case, when C_USE_DEBUG is set, and "brki rD, 0x18" is executed, a software breakpoint is signaled to the debugger, for example the Xilinx System Debugger (XSDB) tool, irrespective of the value of C_BASE_VECTORS.

Latency

The time it takes MicroBlaze to enter a break service routine from the time the break occurs depends on the instruction currently in the execution stage and the latency to the memory storing the break vector.

Equivalent Pseudocode

```
[\] r16 ← PC
PC ← C_BASE_VECTORS + 0x00000018
MSR[BIP] ← 1
MSR[UMS] ← MSR[UM], MSR[UM] ← 0, MSR[VMS] ← MSR[VM], MSR[VM] ← 0
Reservation ← 0
```

Interrupt

MicroBlaze supports one external interrupt source (connected to the Interrupt input port). The processor only reacts to interrupts if the Interrupt Enable (IE) bit in the Machine Status
Register (MSR) is set to 1. On an interrupt, the instruction in the execution stage completes while the instruction in the decode stage is replaced by a branch to the interrupt vector. This is either address C_BASE_VECTORS + 0x10, or with low-latency interrupt mode, the address supplied by the Interrupt Controller.

The interrupt return address (the PC associated with the instruction in the decode stage at the time of the interrupt) is automatically loaded into general purpose register R14. In addition, the processor also disables future interrupts by clearing the IE bit in the MSR. The IE bit is automatically set again when executing the RTID instruction.

Interrupts are ignored by the processor if either of the break in progress (BIP) or exception in progress (EIP) bits in the MSR are set to 1.

By using the parameter \texttt{C_INTERRUPT_IS_EDGE}, the external interrupt can either be set to level-sensitive or edge-triggered:

- When using level-sensitive interrupts, the \texttt{Interrupt} input must remain set until MicroBlaze has taken the interrupt, and jumped to the interrupt vector. Software must acknowledge the interrupt at the source to clear it before returning from the interrupt handler. If not, the interrupt is taken again, as soon as interrupts are enabled when returning from the interrupt handler.

- When using edge-triggered interrupts, MicroBlaze detects and latches the \texttt{Interrupt} input edge, which means that the input only needs to be asserted one clock cycle. The interrupt input can remain asserted, but must be deasserted at least one clock cycle before a new interrupt can be detected. The latching of an edge sensitive interrupt is independent of the IE bit in MSR. Should an interrupt occur while the IE bit is 0, it will immediately be serviced when the IE bit is set to 1.

With periodic interrupt sources, such as the FIT Timer IP core, that do not have a method to clear the interrupt from software, it is recommended to use edge-triggered interrupts.

\textbf{Low-latency Interrupt Mode}

A low-latency interrupt mode is available, which allows the Interrupt Controller to directly supply the interrupt vector for each individual interrupt (via the \texttt{Interrupt_Address} input port). The address of each fast interrupt handler must be passed to the Interrupt Controller when initializing the interrupt system. When a particular interrupt occurs, this address is supplied by the Interrupt Controller, which allows MicroBlaze to directly jump to the handler code.

With this mode, MicroBlaze also directly sends the appropriate interrupt acknowledge to the Interrupt Controller (via the \texttt{Interrupt_Ack} output port), although it is still the responsibility of the Interrupt Service Routine to acknowledge level sensitive interrupts at the source.

This information allows the Interrupt Controller to acknowledge interrupts appropriately, both for level-sensitive and edge-triggered interrupt.
To inform the Interrupt Controller of the interrupt handling events, Interrupt_Ack is set to:

- 01 - when MicroBlaze jumps to the interrupt handler code,
- 10 - when the RTID instruction is executed to return from interrupt,
- 11 - when MSR[IE] is changed from 0 to 1, which enables interrupts again.

The Interrupt_Ack output port is active during one clock cycle, and is then reset to 00.

**Latency**

The time it takes MicroBlaze to enter an Interrupt Service Routine (ISR) from the time an interrupt occurs, depends on the configuration of the processor and the latency of the memory controller storing the interrupt vectors. If MicroBlaze is configured to have a hardware divider, the largest latency happens when an interrupt occurs during the execution of a division instruction.

With low-latency interrupt mode, the time to enter the ISR is significantly reduced, since the interrupt vector for each individual interrupt is directly supplied by the Interrupt Controller. With compiler support for fast interrupts, there is no need for a common ISR at all. Instead, the ISR for each individual interrupt will be directly called, and the compiler takes care of saving and restoring registers used by the ISR.

**Equivalent Pseudocode**

```plaintext
r14 ← PC
if C_USE_INTERRUPT = 2
   PC ← Interrupt_Address
   Interrupt_Ack ← 01
else
   PC ← C_BASE_VECTORS + 0x00000010
   MSR[IE] ← 0
   MSR[UMS] ← MSR[UM], MSR[UM] ← 0, MSR[VMS] ← MSR[VM], MSR[VM] ← 0
   Reservation ← 0
```

**User Vector (Exception)**

The user exception vector is located at address 0x8. A user exception is caused by inserting a ‘BRALID Rx,0x8’ instruction in the software flow. Although Rx could be any general purpose register, Xilinx recommends using R15 for storing the user exception return address, and to use the RTSD instruction to return from the user exception handler.

**Pseudocode**

```plaintext
rx ← PC
PC ← C_BASE_VECTORS + 0x00000008
MSR[UMS] ← MSR[UM], MSR[UM] ← 0, MSR[VMS] ← MSR[VM], MSR[VM] ← 0
Reservation ← 0
```
Instruction Cache

Overview

MicroBlaze can be used with an optional instruction cache for improved performance when executing code that resides outside the LMB address range.

The instruction cache has the following features:

- Direct mapped (1-way associative)
- User selectable cacheable memory address range
- Configurable cache and tag size
- Caching over AXI4 interface (M_AXI_IC)
- Option to use 4, 8 or 16 word cache-line
- Cache on and off controlled using a bit in the MSR
- Optional WIC instruction to invalidate instruction cache lines
- Optional stream buffers to improve performance by speculatively prefetching instructions
- Optional victim cache to improve performance by saving evicted cache lines
- Optional parity protection that invalidates cache lines if a Block RAM bit error is detected
- Optional data width selection to either use 32 bits, an entire cache line, or 512 bits

General Instruction Cache Functionality

When the instruction cache is used, the memory address space is split into two segments: a cacheable segment and a non-cacheable segment. The cacheable segment is determined by two parameters: \( C_{ICACHE\_BASEADDR} \) and \( C_{ICACHE\_HIGHADDR} \). All addresses within this range correspond to the cacheable address segment. All other addresses are non-cacheable.

The cacheable segment size must be \( 2^N \), where \( N \) is a positive integer. The range specified by \( C_{ICACHE\_BASEADDR} \) and \( C_{ICACHE\_HIGHADDR} \) must comprise a complete power-of-two range, such that range = \( 2^N \) and the \( N \) least significant bits of \( C_{ICACHE\_BASEADDR} \) must be zero.

The cacheable instruction address consists of two parts: the cache address, and the tag address. The MicroBlaze instruction cache can be configured from 64 bytes to 64 kB. This corresponds to a cache address of between 6 and 16 bits. The tag address together with the cache address should match the full address of cacheable memory. When selecting cache
sizes below 2 kB, distributed RAM is used to implement the Tag RAM and Instruction RAM. Distributed RAM is always used to implement the Tag RAM, when setting the parameter `C_ICACHE_FORCE_TAG_LUTRAM` to 1. This parameter is only available with cache size 8 kB and less for 4 word cache-lines, with 16 kB and less for 8 word cache-lines, and with 32 kB and less for 16 word cache-lines.

For example: in a MicroBlaze configured with `C_ICACHE_BASEADDR= 0x00300000`, `C_ICACHE_HIGHADDR=0x0030ffff`, `C_CACHE_BYTE_SIZE=4096`, `C_ICACHE_LINE_LEN=8`, and `C_ICACHE_FORCE_TAG_LUTRAM=0`; the cacheable memory of 64 kB uses 16 bits of byte address, and the 4 kB cache uses 12 bits of byte address, thus the required address tag width is: 16-12=4 bits. The total number of block RAM primitives required in this configuration is: 2 RAMB16 for storing the 1024 instruction words, and 1 RAMB16 for 128 cache line entries, each consisting of: 4 bits of tag, 8 word-valid bits, 1 line-valid bit. In total 3 RAMB16 primitives.

Figure 2-22, page 77 shows the organization of Instruction Cache.

**Figure 2-22: Instruction Cache Organization**

**Instruction Cache Operation**

For every instruction fetched, the instruction cache detects if the instruction address belongs to the cacheable segment. If the address is non-cacheable, the cache controller ignores the instruction and lets the M_AXI_IP or LMB complete the request. If the address is cacheable, a lookup is performed on the tag memory to check if the requested address is currently cached. The lookup is successful if: the word and line valid bits are set, and the tag address matches the instruction address tag segment. On a cache miss, the cache controller requests the new instruction over the instruction AXI4 interface (M_AXI_IC), and waits for the memory controller to return the associated cache line.
**Chapter 2: MicroBlaze Architecture**

C_ICACHE_DATA_WIDTH determines the bus data width, either 32 bits, an entire cache line (128, 256 or 512 bits), or 512 bits.

When C_FAULT_TOLERANT is set to 1, a cache miss also occurs if a parity error is detected in a tag or instruction Block RAM.

The instruction cache issues burst accesses for the AXI4 interface when 32-bit data width is used, otherwise single accesses are used.

**Stream Buffers**

When stream buffers are enabled, by setting the parameter C_ICACHE_STREAMS to 1, the cache will speculatively fetch cache lines in advance in sequence following the last requested address, until the stream buffer is full. The stream buffer can hold up to two cache lines. Should the processor subsequently request instructions from a cache line prefetched by the stream buffer, which occurs in linear code, they are immediately available.

The stream buffer often improves performance, since the processor generally has to spend less time waiting for instructions to be fetched from memory.

C_ICACHE_DATA_WIDTH determines the amount of data transferred from the stream buffer each clock cycle, either 32 bits or an entire cache line.

To be able to use instruction cache stream buffers, area optimization must not be enabled.

**Victim Cache**

The victim cache is enabled by setting the parameter C_ICACHE_VICTIMS to 2, 4 or 8. This defines the number of cache lines that can be stored in the victim cache. Whenever a cache line is evicted from the cache, it is saved in the victim cache. By saving the most recent lines they can be fetched much faster, should the processor request them, thereby improving performance. If the victim cache is not used, all evicted cache lines must be read from memory again when they are needed.

C_ICACHE_DATA_WIDTH determines the amount of data transferred from/to the victim cache each clock cycle, either 32 bits or an entire cache line.

Note that to be able to use the victim cache, area optimization must not be enabled.

**Instruction Cache Software Support**

**MSR Bit**

The ICE bit in the MSR provides software control to enable and disable caches.
The contents of the cache are preserved by default when the cache is disabled. You can invalidate cache lines using the WIC instruction or using the hardware debug logic of MicroBlaze.

**WIC Instruction**

The optional WIC instruction (C_ALLOW_ICACHE_WR=1) is used to invalidate cache lines in the instruction cache from an application. For a detailed description, refer to Chapter 5, MicroBlaze Instruction Set Architecture.

The WIC instruction can also be used together with parity protection to periodically invalidate entries the cache, to avoid accumulating errors.
Data Cache

Overview

MicroBlaze can be used with an optional data cache for improved performance. The cached memory range must not include addresses in the LMB address range. The data cache has the following features:

- Direct mapped (1-way associative)
- Write-through or Write-back
- User selectable cacheable memory address range
- Configurable cache size and tag size
- Caching over AXI4 interface (M_AXI_DC)
- Option to use 4, 8 or 16 word cache-lines
- Cache on and off controlled using a bit in the MSR
- Optional WDC instruction to invalidate or flush data cache lines
- Optional victim cache with write-back to improve performance by saving evicted cache lines
- Optional parity protection for write-through cache that invalidates cache lines if a Block RAM bit error is detected
- Optional data width selection to either use 32 bits, an entire cache line, or 512 bits

General Data Cache Functionality

When the data cache is used, the memory address space is split into two segments: a cacheable segment and a non-cacheable segment. The cacheable area is determined by two parameters: C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR. All addresses within this range correspond to the cacheable address space. All other addresses are non-cacheable.

The cacheable segment size must be $2^N$, where N is a positive integer. The range specified by C_DCACHE_BASEADDR and C_DCACHE_HIGHADDR must comprise a complete power-of-two range, such that range = $2^N$ and the N least significant bits of C_DCACHE_BASEADDR must be zero.

Figure 2-23 shows the Data Cache Organization.
The cacheable data address consists of two parts: the cache address, and the tag address. The MicroBlaze data cache can be configured from 64 bytes to 64 kB. This corresponds to a cache address of between 6 and 16 bits. The tag address together with the cache address should match the full address of cacheable memory. When selecting cache sizes below 2 kB, distributed RAM is used to implement the Tag RAM and Data RAM, except that block RAM is always used for the Data RAM when \texttt{C\_AREA\_OPTIMIZED} is set to 1 (Area) and \texttt{C\_DCACHE\_USE\_WRITEBACK} is not set. Distributed RAM is always used to implement the Tag RAM, when setting the parameter \texttt{C\_DCACHE\_FORCE\_TAG\_LUTRAM} to 1. This parameter is only available with cache size 8 kB and less for 4 word cache-lines, with 16 kB and less for 8 word cache-lines, and with 32 kB and less for 16 word cache-lines.

For example, in a MicroBlaze configured with \texttt{C\_DCACHE\_BASEADDR=0x00400000, C\_DCACHE\_HIGHADDR=0x00403fff, C\_DCACHE\_BYTE\_SIZE=2048, C\_DCACHE\_LINE\_LEN=4, and C\_DCACHE\_FORCE\_TAG\_LUTRAM=0}; the cacheable memory of 16 kB uses 14 bits of byte address, and the 2 kB cache uses 11 bits of byte address, thus the required address tag width is 14-11=3 bits. The total number of block RAM primitives required in this configuration is 1 RAMB16 for storing the 512 data words, and 1 RAMB16 for 128 cache line entries, each consisting of 3 bits of tag, 4 word-valid bits, 1 line-valid bit. In total, 2 RAMB16 primitives.

### Data Cache Operation

The caching policy used by the MicroBlaze data cache, write-back or write-through, is determined by the parameter \texttt{C\_DCACHE\_USE\_WRITEBACK}. When this parameter is set, a write-back protocol is implemented, otherwise write-through is implemented. However, when configured with an MMU (\texttt{C\_USE\_MMU > 1, C\_AREA\_OPTIMIZED = 0} (Performance) or 2 (Frequency), \texttt{C\_DCACHE\_USE\_WRITEBACK = 1}), the caching policy in virtual mode is determined by the \texttt{W} storage attribute in the TLB entry, whereas write-back is used in real mode.
With the write-back protocol, a store to an address within the cacheable range always updates the cached data. If the target address word is not in the cache (that is, the access is a cache miss), and the location in the cache contains data that has not yet been written to memory (the cache location is dirty), the old data is written over the data AXI4 interface (M_AXI_DC) to external memory before updating the cache with the new data. If only a single word needs to be written, a single word write is used, otherwise a burst write is used. For byte or halfword stores, in case of a cache miss, the address is first requested over the data AXI4 interface, while a word store only updates the cache.

With the write-through protocol, a store to an address within the cacheable range generates an equivalent byte, halfword, or word write over the data AXI4 interface to external memory. The write also updates the cached data if the target address word is in the cache (that is, the write is a cache hit). A write cache-miss does not load the associated cache line into the cache.

Provided that the cache is enabled a load from an address within the cacheable range triggers a check to determine if the requested data is currently cached. If it is (that is, on a cache hit) the requested data is retrieved from the cache. If not (that is, on a cache miss) the address is requested over the data AXI4 interface using a burst read, and the processor pipeline stalls until the cache line associated to the requested address is returned from the external memory controller.

The parameter `C_DCACHE_DATA_WIDTH` determines the bus data width, either 32 bits, an entire cache line (128, 256 or 512 bits), or 512 bits.

When `C_FAULT_TOLERANT` is set to 1 and write-through protocol is used, a cache miss also occurs if a parity error is detected in the tag or data Block RAM.

All types of accesses issued by the data cache AXI4 interface are summarized in Table 2-39.

**Table 2-39: Data Cache Interface Accesses**

<table>
<thead>
<tr>
<th>Policy</th>
<th>State</th>
<th>Direction</th>
<th>Access Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write-through</td>
<td>Cache Enabled</td>
<td>Read</td>
<td>Burst for 32-bit interface non-exclusive access and exclusive access with ACE enabled, single access otherwise</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write</td>
<td>Single access</td>
</tr>
<tr>
<td></td>
<td>Cache Disabled</td>
<td>Read</td>
<td>Burst for 32-bit interface exclusive access with ACE enabled, single access otherwise</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write</td>
<td>Single access</td>
</tr>
<tr>
<td>Write-back</td>
<td>Cache Enabled</td>
<td>Read</td>
<td>Burst for 32-bit interface, single access otherwise</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write</td>
<td>Burst for 32-bit interface cache lines with more than one valid word, a single access otherwise</td>
</tr>
<tr>
<td></td>
<td>Cache Disabled</td>
<td>Read</td>
<td>Burst for 32-bit interface non-exclusive access, discarding all but the desired data, a single access otherwise</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write</td>
<td>Single access</td>
</tr>
</tbody>
</table>
Victim Cache

The victim cache is enabled by setting the parameter \texttt{C\_DCACHE\_VICTIMS} to 2, 4 or 8. This defines the number of cache lines that can be stored in the victim cache. Whenever a complete cache line is evicted from the cache, it is saved in the victim cache. By saving the most recent lines they can be fetched much faster, should the processor request them, thereby improving performance. If the victim cache is not used, all evicted cache lines must be read from memory again when they are needed.

With the AXI4 interface, \texttt{C\_DCACHE\_DATA\_WIDTH} determines the amount of data transferred from/to the victim cache each clock cycle, either 32 bits or an entire cache line.

Note that to be able to use the victim cache, write-back must be enabled and area optimization must not be enabled.

Data Cache Software Support

MSR Bit

The DCE bit in the MSR controls whether or not the cache is enabled. When disabling caches the user must ensure that all the prior writes within the cacheable range have been completed in external memory before reading back over M\_AXI\_DP. This can be done by writing to a semaphore immediately before turning off caches, and then in a loop poll until it has been written.

The contents of the cache are preserved when the cache is disabled.

WDC Instruction

The optional WDC instruction (\texttt{C\_ALLOW\_DCACHE\_WR=1}) is used to invalidate or flush cache lines in the data cache from an application. For a detailed description, please refer to Chapter 5, MicroBlaze Instruction Set Architecture.

The WDC instruction can also be used together with parity protection to periodically invalidate entries the cache, to avoid accumulating errors.
Chapter 2: MicroBlaze Architecture

Floating Point Unit (FPU)

Overview

The MicroBlaze floating point unit is based on the IEEE 754-1985 standard:

- Uses IEEE 754 single precision floating point format, including definitions for infinity, not-a-number (NaN), and zero
- Supports addition, subtraction, multiplication, division, comparison, conversion and square root instructions
- Implements round-to-nearest mode
- Generates sticky status bits for: underflow, overflow, divide-by-zero and invalid operation

For improved performance, the following non-standard simplifications are made:

- Denormalized operands are not supported. A hardware floating point operation on a denormalized number returns a quiet NaN and sets the sticky denormalized operand error bit in FSR; see "Floating Point Status Register (FSR)" on page 31
- A denormalized result is stored as a signed 0 with the underflow bit set in FSR. This method is commonly referred to as Flush-to-Zero (FTZ)
- An operation on a quiet NaN returns the fixed NaN: 0xFFC00000, rather than one of the NaN operands
- Overflow as a result of a floating point operation always returns signed ∞

Format

An IEEE 754 single precision floating point number is composed of the following three fields:

1. 1-bit sign
2. 8-bit biased exponent
3. 23-bit fraction (a.k.a. mantissa or significand)

1. Numbers that are so close to 0, that they cannot be represented with full precision, that is, any number $n$ that falls in the following ranges: $1.17549 \times 10^{-38} > n > 0$, or $0 > n > -1.17549 \times 10^{-38}$
The fields are stored in a 32 bit word as defined in Figure 2-24:

```
0  1  9  31
  |   |   |
  sign exponent fraction
```

Figure 2-24: IEEE 754 Single Precision Format

The value of a floating point number $v$ in MicroBlaze has the following interpretation:

1. If $exponent = 255$ and $fraction <> 0$, then $v$ = NaN, regardless of the sign bit
2. If $exponent = 255$ and $fraction = 0$, then $v$ = $(-1)^{sign} \times \infty$
3. If $0 < exponent < 255$, then $v$ = $(-1)^{sign} \times 2^{(exponent-127)} \times (1.fraction)$
4. If $exponent = 0$ and $fraction <> 0$, then $v$ = $(-1)^{sign} \times 2^{-126} \times (0.fraction)$
5. If $exponent = 0$ and $fraction = 0$, then $v$ = $(-1)^{sign} \times 0$

For practical purposes only 3 and 5 are useful, while the others all represent either an error or numbers that can no longer be represented with full precision in a 32 bit format.

**Rounding**

The MicroBlaze FPU only implements the default rounding mode, “Round-to-nearest”, specified in IEEE 754. By definition, the result of any floating point operation should return the nearest single precision value to the infinitely precise result. If the two nearest representable values are equally near, then the one with its least significant bit zero is returned.

**Operations**

All MicroBlaze FPU operations use the processors general purpose registers rather than a dedicated floating point register file, see “General Purpose Registers”.

**Arithmetic**

The FPU implements the following floating point operations:

- addition, fadd
- subtraction, fsub
- multiplication, fmul
- division, fdiv
- square root, fsqrt (available if C_USE_FPU = 2, EXTENDED)
Comparison

The FPU implements the following floating point comparisons:

- compare less-than, fcmp.lt
- compare equal, fcmp.eq
- compare less-or-equal, fcmp.le
- compare greater-than, fcmp.gt
- compare not-equal, fcmp.ne
- compare greater-or-equal, fcmp.ge
- compare unordered, fcmp.un (used for NaN)

Conversion

The FPU implements the following conversions (available if C_USE_FPU = 2, EXTENDED):

- convert from signed integer to floating point, flt
- convert from floating point to signed integer, fint

Exceptions

The floating point unit uses the regular hardware exception mechanism in MicroBlaze. When enabled, exceptions are thrown for all the IEEE standard conditions: underflow, overflow, divide-by-zero, and illegal operation, as well as for the MicroBlaze specific exception: denormalized operand error.

A floating point exception inhibits the write to the destination register (Rd). This allows a floating point exception handler to operate on the uncorrupted register file.

Software Support

The SDK compiler system, based on GCC, provides support for the Floating Point Unit compliant with the MicroBlaze API. Compiler flags are automatically added to the GCC command line based on the type of FPU present in the system, when using SDK.

All double-precision operations are emulated in software. Be aware that the xil_printf() function does not support floating-point output. The standard C library printf() and related functions do support floating-point output, but will increase the program code size.
**Libraries and Binary Compatibility**

The SDK compiler system only includes software floating point C runtime libraries. To take advantage of the hardware FPU, the libraries must be recompiled with the appropriate compiler switches.

For all cases where separate compilation is used, it is very important that you ensure the consistency of FPU compiler flags throughout the build.

**Operator Latencies**

The latencies of the various operations supported by the FPU are listed in Chapter 5, “MicroBlaze Instruction Set Architecture.” The FPU instructions are not pipelined, so only one operation can be ongoing at any time.

**C Language Programming**

To gain maximum benefit from the FPU without low-level assembly-language programming, it is important to consider how the C compiler will interpret your source code. Very often the same algorithm can be expressed in many different ways, and some are more efficient than others.

**Immediate Constants**

Floating-point constants in C are double-precision by default. When using a single-precision FPU, careless coding may result in double-precision software emulation routines being used instead of the native single-precision instructions. To avoid this, explicitly specify (by cast or suffix) that immediate constants in your arithmetic expressions are single-precision values.

For example:

```c
float x = 0.0;
...
x += (float)1.0; /* float addition */
x += 1.0F;  /* alternative to above */
x += 1.0;   /* warning - uses double addition! */
```

Note that the GNU C compiler can be instructed to treat all floating-point constants as single-precision (contrary to the ANSI C standard) by supplying the compiler flag `-fsingle-precision-constants`.

**Avoid unnecessary casting**

While conversions between floating-point and integer formats are supported in hardware by the FPU, when `C_USE_FPU` is set to 2 (Extended), it is still best to avoid them when possible.
The following “bad” example calculates the sum of squares of the integers from 1 to 10 using floating-point representation:

```c
float sum, t;
int i;
sum = 0.0f;
for (i = 1; i <= 10; i++) {
    t = (float)i;
    sum += t * t;
}
```

The above code requires a cast from an integer to a float on each loop iteration. This can be rewritten as:

```c
float sum, t;
int i;
t = sum = 0.0f;
for (i = 1; i <= 10; i++) {
    t += 1.0f;
    sum += t * t;
}
```

Note that the compiler is not at liberty to perform this optimization in general, as the two code fragments above may give different results in some cases (for example, very large t).

**Square root runtime library function**

The standard C runtime math library functions operate using double-precision arithmetic. When using a single-precision FPU, calls to the square root functions (sqrt()) result in inefficient emulation routines being used instead of FPU instructions:

```c
#include <math.h>
...
float x=-1.0F;
...
x = sqrt(x); /* uses double precision */
```

Here the math.h header is included to avoid a warning message from the compiler.

When used with single-precision data types, the result is a cast to double, a runtime library call is made (which does not use the FPU) and then a truncation back to float is performed.

The solution is to use the non-ANSI function sqrtf() instead, which operates using single precision and can be carried out using the FPU. For example:

```c
#include <math.h>
...
float x=-1.0F;
...
x = sqrtf(x); /* uses single precision */
```

Note that when compiling this code, the compiler flag -fno-math-errno (in addition to -mhard-float and -mxl-float-sqrt) must be used, to ensure that the compiler does not generate unnecessary code to handle error conditions by updating the errno variable.
Stream Link Interfaces

MicroBlaze can be configured with up to 16 AXI4-Stream interfaces, each consisting of one input and one output port. The channels are dedicated uni-directional point-to-point data streaming interfaces.

For detailed information on the AXI4-Stream interface, please refer to the AMBA 4 AXI4-Stream Protocol Specification, Version 1.0 (ARM IHI 0051A) document.

The interfaces on MicroBlaze are 32 bits wide. A separate bit indicates whether the sent/received word is of control or data type. The get instruction in the MicroBlaze ISA is used to transfer information from a port to a general purpose register. The put instruction is used to transfer data in the opposite direction. Both instructions come in 4 flavors: blocking data, non-blocking data, blocking control, and non-blocking control. For a detailed description of the get and put instructions, please refer to Chapter 5, MicroBlaze Instruction Set Architecture.

Hardware Acceleration

Each link provides a low latency dedicated interface to the processor pipeline. Thus they are ideal for extending the processors execution unit with custom hardware accelerators. A simple example is illustrated in Figure 2-25. The code uses RFSLx to indicate the used link.

Example code:

```c
// Configure f_x
cpul Rc,RFSLx
// Store operands
put Ra, RFSLx // op 1
put Rb, RFSLx // op 2
// Load result
```

**Figure 2-25:** Stream Link Used with HW Accelerated Function $f_x$

This method is similar to extending the ISA with custom instructions, but has the benefit of not making the overall speed of the processor pipeline dependent on the custom function. Also, there are no additional requirements on the software tool chain associated with this type of functional extension.
Chapter 2: MicroBlaze Architecture

Debug and Trace

Debug Overview

MicroBlaze features a debug interface to support JTAG based software debugging tools (commonly known as BDM or Background Debug Mode debuggers) like the Xilinx System Debugger (XSDB) tool. The debug interface is designed to be connected to the Xilinx Microprocessor Debug Module (MDM) core, which interfaces with the JTAG port of Xilinx FPGAs. Multiple MicroBlaze instances can be interfaced with a single MDM to enable multiprocessor debugging.

To be able to download programs, set software breakpoints and disassemble code, the instruction and data memory ranges must overlap, and use the same physical memory.

Debug registers are accessed via the debug interface, and are not directly visible to software running on the processor, unless the MDM is configured to enable software access to user-accessible debug registers. The debug interface can either use JTAG serial access or AXI4-Lite parallel access, controlled by the parameter `C_DEBUG_INTERFACE`.

See the MicroBlaze Debug Module (MDM) Product Guide (PG115) for a detailed description of the MDM features.

The basic debugging features enabled by setting `C_DEBUG_ENABLED` to 1 (Basic) include:

- Configurable number of hardware breakpoints and watchpoints and unlimited software breakpoints
- External processor control enables debug tools to stop, reset, and single step MicroBlaze
- Read from and write to: memory, general purpose registers, and special purpose register, except EAR, EDR, ESR, BTR and PVR0 - PVR12, which can only be read
- Support for multiple processors

The extended debugging features enabled by setting `C_DEBUG_ENABLED` to 2 (Extended) include:

- Configurable number of performance monitoring event and latency counters
- Program Trace:
  - Embedded program trace with configurable trace buffer size
  - External program trace for multiple processors, provided by the MDM
- Non-intrusive profiling support with configurable profiling buffer size
- Cross trigger support between multiple processors, and external cross trigger inputs and outputs, provided by the MDM
Performance Monitoring

With extended debugging, MicroBlaze provides performance monitoring counters to count various events and to measure latency during program execution. The number of event counters and latency counters can be configured with `C_DEBUG_EVENT_COUNTERS` and `C_DEBUG_LATENCY_COUNTERS` respectively, and the counter width can be set to 32, 48 or 64 bits with `C_DEBUG_COUNTER_WIDTH`. With the default configuration, the counter width is set to 32 bits and there are five event counters and one latency counter.

An event counter simply counts the number of times a certain event has occurred, whereas a latency counter provides the following information:

- Number of times the event has occurred ($N$)
- The sum of each event latency measured by counting clock cycles from the event starts until it finishes ($\Sigma L$), used to calculate the mean latency
- The sum of each event latency squared ($\Sigma L^2$), used to calculate the latency standard deviation
- The minimum, shortest, measured latency for all events ($L_{\text{min}}$)
- The maximum, longest, measured latency for all events ($L_{\text{max}}$)

The mean latency ($\mu$) is calculated by the formula:

$$\mu = \frac{\Sigma L}{N}$$

The standard deviation ($\sigma$) of the latency is calculated by the formula:

$$\sigma = \sqrt{\frac{N\Sigma L^2 - (\Sigma L)^2}{N}}$$

Counting can be started or stopped via the Performance Counter Command Register or by cross trigger events (see Table 2-61).

When configuring, reading or writing counters, they are accessed sequentially through the performance counter registers. After every access the selected counter item is incremented.

All counters are sampled simultaneously for reading via the Performance Counter Command Register. This can be done while counting, or after counting has been stopped.

When an event counter reaches its maximum value, the overflow status bit is set, and the external interrupt signal `Dbg_Intr` is set to one. The interrupt signal is reset to zero by clearing the counters via the Performance Counter Command Register.

By using one of the event counters to count number of clock cycles, and initializing this counter to overflow after a predetermined sampling interval, the external interrupt can be used to periodically sample the performance counters.

The available events are described in Table 2-40, listed in numerical order.
A typical procedure to follow when initializing and using the performance monitoring counters is delineated in the steps below.

- Initialize the events to be monitored:
  - Use the Performance Command Register (Table 2-43) to reset the selected counter to the first counter, by setting the Reset bit.
  - Write the desired event numbers for all counters in order, using the Performance Control Register (Table 2-42). With the default configuration this means writing the register five times for the event counters and then once for the latency counter.

- Clear all counters and start monitoring using the Performance Command Register, by setting the Clear and Start bits.

- Run the program or function to be monitored.

- Sample counters and stop monitoring using the Performance Command Register, by setting the Sample and Stop bits.

- Read the results from all counters:
  - Use the Performance Command Register to reset the selected counter to the first counter, by setting the Reset bit.
  - Read the status for all counters in order, using the Performance Counter Status Register (Table 2-44). With the default configuration this means reading the register five times for the event counters and then once for the latency counter. Ensure that the result is valid by checking that the overflow and full bits are not set.
  - Use the Performance Command Register to reset the selected counter to the first counter, by setting the Reset bit.
  - Read the counter items for all counters in order, using the Performance Counter Data Read Register (Table 2-45). With the default configuration this means reading the register five times for the event counters and then four times for the latency counter as described in Table 2-46.

- Calculate the final results, depending on the measured events, for example:
  - Use the formulas above to determine the mean latency and standard deviation for any measured latency.
  - The clock cycles per instruction (CPI) can be calculated by \( \frac{E_{30}}{E_0} \).
  - The instruction and data cache hit rates can be calculated by \( \frac{E_{11}}{E_{10}} \) and \( \frac{E_{47}}{E_{46}} \).
  - The instruction cache miss latency is determined by \( \frac{E_{60} \sum L - E_{60}N}{(E_{10} - E_{11})} \), and equivalent formulas can be used to determine the data cache read and write miss latencies.
  - The ratio of floating point instructions in a program is \( \frac{E_{29}}{E_0} \).
### Table 2-40: MicroBlaze Performance Monitoring Events

<table>
<thead>
<tr>
<th>Event</th>
<th>Description</th>
<th>Event</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Any valid instruction executed</td>
<td>29</td>
<td>Floating point (fadd, ..., fsqrt)</td>
</tr>
<tr>
<td>1</td>
<td>Load word (lw, lwi, lwx) executed</td>
<td>30</td>
<td>Number of clock cycles</td>
</tr>
<tr>
<td>2</td>
<td>Load halfword (lhu, lhui) executed</td>
<td>31</td>
<td>Immediate (imm) executed</td>
</tr>
<tr>
<td>3</td>
<td>Load byte (lbu, lbui) executed</td>
<td>32</td>
<td>Pattern compare (pcmpbf, pcmpeq, pcmpe)</td>
</tr>
<tr>
<td>4</td>
<td>Store word (sw, swi, swx) executed</td>
<td>33</td>
<td>Sign extend instructions (sext8, sext16) executed</td>
</tr>
<tr>
<td>5</td>
<td>Store halfword (sh, shi) executed</td>
<td>34</td>
<td>Instruction cache invalidate (wic) executed</td>
</tr>
<tr>
<td>6</td>
<td>Store byte (sb, sbi) executed</td>
<td>35</td>
<td>Data cache invalidate or flush (wdc) executed</td>
</tr>
<tr>
<td>7</td>
<td>Unconditional branch (br, bri, brk, brki) executed</td>
<td>36</td>
<td>Machine status instructions (msrset, msrclr)</td>
</tr>
<tr>
<td>8</td>
<td>Taken conditional branch (beq, ..., bnei) executed</td>
<td>37</td>
<td>Unconditional branch with delay slot executed</td>
</tr>
<tr>
<td>9</td>
<td>Not taken conditional branch (beq, ..., bnei) executed</td>
<td>38</td>
<td>Taken conditional branch with delay slot executed</td>
</tr>
<tr>
<td>10</td>
<td>Data request from instruction cache</td>
<td>39</td>
<td>Not taken conditional branch with delay slot</td>
</tr>
<tr>
<td>11</td>
<td>Hit in instruction cache</td>
<td>40</td>
<td>Delay slot with no operation instruction executed</td>
</tr>
<tr>
<td>12</td>
<td>Read data requested from data cache</td>
<td>41</td>
<td>Load instruction (lbu, ..., lwx) executed</td>
</tr>
<tr>
<td>13</td>
<td>Read data hit in data cache</td>
<td>42</td>
<td>Store instruction (sb, ..., swx) executed</td>
</tr>
<tr>
<td>14</td>
<td>Write data request to data cache</td>
<td>43</td>
<td>MMU data access request</td>
</tr>
<tr>
<td>15</td>
<td>Write data hit in data cache</td>
<td>44</td>
<td>Conditional branch (beq, ..., bnei) executed</td>
</tr>
<tr>
<td>16</td>
<td>Load (lbu, ..., lwx) with r1 as operand executed</td>
<td>45</td>
<td>Branch (br, bri, brk, brki, beq, ..., bnei) executed</td>
</tr>
<tr>
<td>17</td>
<td>Store (sb, ..., swx) with r1 as operand executed</td>
<td>46</td>
<td>Read or write data request from/to data cache</td>
</tr>
<tr>
<td>18</td>
<td>Logical operation (and, andn, or, xor) executed</td>
<td>47</td>
<td>Read or write data cache hit</td>
</tr>
<tr>
<td>19</td>
<td>Arithmetic operation (add, idiv, mul, rsub) executed</td>
<td>48</td>
<td>MMU exception taken</td>
</tr>
<tr>
<td>20</td>
<td>Multiply operation (mul, mulh, mulhu, mulhsu, muli)</td>
<td>49</td>
<td>MMU instruction side exception taken</td>
</tr>
<tr>
<td>21</td>
<td>Barrel shifter operation (bsrl, bsra, bsll) executed</td>
<td>50</td>
<td>MMU data side exception taken</td>
</tr>
<tr>
<td>22</td>
<td>Shift operation (sra, src, srl) executed</td>
<td>51</td>
<td>Pipeline stalled</td>
</tr>
<tr>
<td>23</td>
<td>Exception taken</td>
<td>52</td>
<td>Branch target cache hit for a branch or return</td>
</tr>
<tr>
<td>24</td>
<td>Interrupt occurred</td>
<td>53</td>
<td>MMU instruction side access request</td>
</tr>
<tr>
<td>25</td>
<td>Pipeline stalled due to operand fetch stage (OF)</td>
<td>54</td>
<td>MMU instruction TLB (ITLB) hit</td>
</tr>
<tr>
<td>26</td>
<td>Pipeline stalled due to execute stage (EX)</td>
<td>55</td>
<td>MMU data TLB (DTLB) hit</td>
</tr>
<tr>
<td>27</td>
<td>Pipeline stalled due to memory stage (MEM)</td>
<td>56</td>
<td>MMU unified TLB (UTLB) hit</td>
</tr>
<tr>
<td>28</td>
<td>Integer divide (idiv, idivu) executed</td>
<td>57</td>
<td>Interrupt latency from input to interrupt vector</td>
</tr>
<tr>
<td>57</td>
<td>Interrupt latency from input to interrupt vector</td>
<td>61</td>
<td>MMU address lookup latency</td>
</tr>
<tr>
<td>58</td>
<td>Data cache latency for memory read</td>
<td>62</td>
<td>Peripheral AXI interface data read latency</td>
</tr>
<tr>
<td>59</td>
<td>Data cache latency for memory write</td>
<td>63</td>
<td>Peripheral AXI interface data write latency</td>
</tr>
<tr>
<td>60</td>
<td>Instruction cache latency for memory read</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The debug registers used to configure and control performance monitoring, and to read or write the event and latency counters, are listed in Table 2-41. All of these registers except the Performance Counter Command register are accessed repeatedly to read or write information, first for all of the event counters followed by all of the latency counters.

The DBG_CTRL Value indicates the value to use in the MDM Debug Register Access Control Register to access the register, used with MDM software access to debug registers.

### Table 2-41: MicroBlaze Performance Monitoring Debug Registers

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Size (bits)</th>
<th>MDM Command</th>
<th>DBG_CTRL Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Performance Counter Control</td>
<td>8</td>
<td>0101 0001</td>
<td>4A207</td>
<td>W</td>
<td>Select event for each configured counter, according to Table 2-40</td>
</tr>
<tr>
<td>Performance Counter Command</td>
<td>5</td>
<td>0101 0010</td>
<td>4A404</td>
<td>W</td>
<td>Command to clear counters, start or stop counting, or sample counters</td>
</tr>
<tr>
<td>Performance Counter Status</td>
<td>2</td>
<td>0101 0011</td>
<td>4A601</td>
<td>R</td>
<td>Read the sampled status for each configured performance counter</td>
</tr>
<tr>
<td>Performance Counter Data Read</td>
<td>32</td>
<td>0101 0110</td>
<td>4AC1F</td>
<td>R</td>
<td>Read the sampled values for each configured performance counter</td>
</tr>
<tr>
<td>Performance Counter Data Write</td>
<td>32</td>
<td>0101 0111</td>
<td>4AE1F</td>
<td>W</td>
<td>Write initial values for each configured performance counter</td>
</tr>
</tbody>
</table>

#### Performance Counter Control Register

The Performance Counter Control Register (PCCTRLR) is used to define the events that are counted by the configured performance counters. To define the events for all configured counters, the register should be written repeatedly for each of the counters. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

Every time the register is written, the selected counter is incremented. By using the Performance Counter Command Register, the selected counter can be reset to the first counter again.

![Figure 2-26: Performance Counter Control Register](image)

### Table 2-42: Performance Counter Control Register (PCCTRLR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>Event</td>
<td>Performance counter event, according to Table 2-40.</td>
<td>0</td>
</tr>
</tbody>
</table>
Chapter 2: MicroBlaze Architecture

Performance Counter Command Register

The Performance Counter Command Register (PCCMDR) is used to issue commands to clear, start, stop, or sample all counters. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

Table 2-43: Performance Counter Command Register (PCCMDR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>Clear</td>
<td>Clear all counters to zero</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>Start</td>
<td>Start counting configured events for all counters simultaneously</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>Stop</td>
<td>Stop counting all counters simultaneously</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>Sample</td>
<td>Sample status and values in all counters simultaneously for reading</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>Reset</td>
<td>Reset accessed counter to the first event counter for access using the</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Performance Counter Control, Status, Read Data and Write Data</td>
<td></td>
</tr>
</tbody>
</table>

Figure 2-27: Performance Counter Command Register

Performance Counter Status Register

The Performance Counter Status Register (PCSR) reads the sampled status of the counters. To read the status for all configured counters, the register should be read repeatedly for each of the counters. This register is a read-only register. Issuing a write request to the register does nothing.

Every time the register is read, the selected counter is incremented. By using the Performance Counter Command Register, the selected counter can be reset to the first counter again.

Figure 2-28: Performance Counter Status Register
Performance Counter Data Read Register

The Performance Counter Data Read Register (PCDRR) reads the sampled values of the counters. To read the values of all configured counters, the register should be read repeatedly. This register is a read-only register. Issuing a write request to the register does nothing.

Since a counter can have more than 32 bits, depending on the configuration, the register may need to be read repeatedly to retrieve all information for a particular counter. This is detailed in Table 2-46.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>Item</td>
<td>Sampled counter value item</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 2-44: Performance Counter Status Register (PCSR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Overflow</td>
<td>This bit is set when the counter has counted past its maximum value</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>Full</td>
<td>This bit is set when a new latency counter event is started before the previous event has finished. This indicates that the accuracy of the measured values is reduced.</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 2-45: Performance Counter Data Read Register (PCDRR)

<table>
<thead>
<tr>
<th>Counter Type</th>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_DEBUG_COUNTER_WIDTH = 32</td>
<td>1</td>
<td>The number of times the event occurred</td>
</tr>
<tr>
<td>C_DEBUG_COUNTER_WIDTH = 48</td>
<td>1</td>
<td>The number of times the event occurred, 16 most significant bits</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>The sum of each event latency</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>The sum of each event latency squared</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>31:16 Minimum measured latency, 16 bits, 15:0 Maximum measured latency, 16 bits</td>
</tr>
</tbody>
</table>

Table 2-46: Performance Counter Data Items
Chapter 2: MicroBlaze Architecture

Table 2-46: Performance Counter Data Items (Cont’d)

<table>
<thead>
<tr>
<th>Counter Type</th>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Latency Counter</td>
<td>1</td>
<td>The number of times the event occurred</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>The sum of each event latency, 16 most significant bits</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>The sum of each event latency, 32 least significant bits</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>The sum of each event latency squared, 16 most significant bits</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>The sum of each event latency squared, 32 least significant bits</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>Minimum measured latency, 32 bits</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>Maximum measured latency, 32 bits</td>
</tr>
</tbody>
</table>

C_DEBUG_COUNTER_WIDTH = 64

<table>
<thead>
<tr>
<th>Event Counter</th>
<th>1</th>
<th>The number of times the event occurred, 32 most significant bits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2</td>
<td>The number of times the event occurred, 32 least significant bits</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Latency Counter</th>
<th>1</th>
<th>The number of times the event occurred, 32 bits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2</td>
<td>The sum of each event latency, 32 most significant bits</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>The sum of each event latency, 32 least significant bits</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>The sum of each event latency squared, 32 most significant bits</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>The sum of each event latency squared, 32 least significant bits</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>Minimum measured latency, 32 bits</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>Maximum measured latency, 32 bits</td>
</tr>
</tbody>
</table>

Performance Counter Data Write Register

The Performance Counter Data Write Register (PCDWR) writes initial values to the counters. To write all configured counters, the register should be written repeatedly. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

Since a counter can have more than 32 bits, depending on the configuration, the register may need to be written repeatedly to update all information for a particular counter, as described in Table 2-46.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>Item</td>
<td>Counter value item to write into a counter</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure 2-30: Performance Counter Data Write Register

Table 2-47: Performance Counter Data Write Register (PCDWR)
Program Trace

With extended debugging, MicroBlaze provides program trace, either storing information in the Embedded Trace Buffer or transmitting it to the MDM, to enable program execution tracing. The MDM is used when the parameter `C_DEBUG_EXTERNAL_TRACE` is set, allowing output of program trace from multiple processors via external interfaces.

The size of the Embedded Trace Buffer can be configured from 8KB to 128KB using the parameter `C_DEBUG_TRACE_SIZE`. By setting `C_DEBUG_TRACE_SIZE` to 0 (None), program trace is disabled.

Program trace uses compression to reduce the amount of trace data, while still allowing reconstruction of the program execution flow or the entire processor software state. There are three main compression levels:

- **Complete trace**
  Stores complete trace information including cycle count for each executed instruction using 144 bits, ranging from 512 to 8192 items depending on the configured Embedded Trace Buffer size. Complete trace is not available when `C_DEBUG_EXTERNAL_TRACE` is set.

- **Program flow**
  Stores program flow changes, that is the sequence of branches taken or not taken, and the new program counter for indirect branches, interrupts, exceptions and hardware breaks.

  The program counter may also optionally be stored for return instructions to simplify program flow reconstruction, or for all taken branches to handle self-modifying code.

  Data read from memory or fetched from AXI4-Stream interfaces may optionally be stored to allow reconstructing the entire processor software state, enabling reverse single step functionality.

- **Program flow and cycle count**
  Stores the cycle count between instructions along with the same information as program flow alone, to also allow reconstruction of the program execution time.

Tracing can be started via the Trace Command Register, by hitting a program breakpoint or watchpoint configured as a tracepoint in the Trace Control Register, or by a cross trigger event (see Table 2-61).

Tracing is automatically stopped when the trace buffer becomes full, and can be stopped via the Trace Command Register or by a cross trigger event (see Table 2-61).

The cycle count can measure up to 32768 clock cycles when using complete trace, and up to 8192 cycles between instructions when using program flow and cycle count. If the cycle count exceeds this value, the Trace Status Register overflow bit is set to one.
It is possible to configure trace to halt the processor when the trace buffer becomes full or when the cycle count overflows. This allows continuous trace of the entire program flow, albeit not in real time due to the time required to read the trace buffer.

The debug registers used to configure and control tracing, and to read the Embedded Trace Buffer, are listed in Table 2-48.

The DBG_CTRL Value indicates the value to use in the MDM Debug Register Access Control Register to access the register, used with MDM software access to debug registers.

**Table 2-48: MicroBlaze Program Trace Debug Registers**

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Size (bits)</th>
<th>MDM Command</th>
<th>DBG_CTRL Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trace Control</td>
<td>22</td>
<td>0110 0001</td>
<td>4C215</td>
<td>W</td>
<td>Set tracepoints, trace compression level and optionally stored trace information</td>
</tr>
<tr>
<td>Trace Command</td>
<td>4</td>
<td>0110 0010</td>
<td>4C403</td>
<td>W</td>
<td>Command to clear trace buffer, start or stop trace, and sample number of current buffer items</td>
</tr>
<tr>
<td>Trace Status</td>
<td>18</td>
<td>0110 0011</td>
<td>4C611</td>
<td>R</td>
<td>Read the sampled trace buffer status</td>
</tr>
<tr>
<td>Trace Data Read¹</td>
<td>18</td>
<td>0110 0110</td>
<td>4CC11</td>
<td>R</td>
<td>Read the oldest item from the Embedded Trace Buffer</td>
</tr>
</tbody>
</table>

¹. This register is not available when \_DEBUG\_EXTERNAL\_TRACE is set

**Trace Control Register**

The Trace Control Register (TCTRLR) is used to define the trace behavior. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

![Figure 2-31: Trace Control Register](image)

**Table 2-49: Trace Control Register (TCTRLR)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>21:6</td>
<td>Tracepoint</td>
<td>Change corresponding breakpoint or watchpoint to a tracepoint</td>
<td>0</td>
</tr>
<tr>
<td>5:4</td>
<td>Level</td>
<td>Trace compression level: 00 = Complete trace, not available with _DEBUG_EXTERNAL_TRACE 01 = Program flow 10 = Reserved 11 = Program flow and cycle count</td>
<td>00</td>
</tr>
<tr>
<td>3</td>
<td>Full Halt</td>
<td>Debug Halt on full trace buffer or cycle count overflow</td>
<td>0</td>
</tr>
</tbody>
</table>
Table 2-49: Trace Control Register (TCTRLR) (Cont’d)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>Save PC</td>
<td>Save new program counter for all taken branches</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>Save Load</td>
<td>Save load and get instruction new data value</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>Save Return</td>
<td>Save new program counter for return instructions</td>
<td>0</td>
</tr>
</tbody>
</table>

**Trace Command Register**

The Trace Command Register (TCMDR) is used to issue commands to clear, start, or stop trace, as well as sample the number of trace items. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

Table 2-50: Trace Command Register (TCMDR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>Clear</td>
<td>Clear trace status and empty the trace buffer</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>Start</td>
<td>Start trace immediately</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>Stop</td>
<td>Stop trace immediately</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>Sample</td>
<td>Sample the number of current items in the trace buffer</td>
<td>0</td>
</tr>
</tbody>
</table>

**Trace Status Register**

The Trace Status Register (TSR) can be used to determine if trace has been started or not, to check for cycle count overflow and to read the sampled number of items in the Embedded Trace Buffer. This register is a read-only register. Issuing a write request to the register does nothing.

Figure 2-32: Trace Command Register

Figure 2-33: Trace Status Register
Chapter 2: MicroBlaze Architecture

Trace Data Read Register

The Trace Data Read Register (TDRR) contains the oldest item read from the Embedded Trace Buffer. When the register has been read, the next item is read from the trace buffer. It is an error to read more items than are available in the trace buffer, as indicated by the item count in the Trace Status Register. This register is a read-only register. Issuing a write request to the register does nothing.

Since a trace data entity can consist of more than 18 bits, depending on the compression level and stored data, the register may need to be read repeatedly to retrieve all information for a particular data entity. This is detailed in Table 2-53.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>Started</td>
<td>Trace started, set to one when trace is started and cleared to zero when it is stopped</td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td>Overflow</td>
<td>Cycle count overflow, set to one when the cycle count overflows, and cleared to zero by the Clear command</td>
<td>0</td>
</tr>
<tr>
<td>15:0</td>
<td>Item Count</td>
<td>Sampled trace buffer item count</td>
<td>0x0000</td>
</tr>
</tbody>
</table>

Figure 2-34: Trace Data Read Register

Table 2-52: Trace Data Read Register (TDRR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>17:0</td>
<td>Buffer Value</td>
<td>Embedded Trace Buffer item</td>
<td>0x00000</td>
</tr>
</tbody>
</table>

Table 2-53: Trace Counter Data Entities

<table>
<thead>
<tr>
<th>Entity</th>
<th>Item</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Complete Trace</td>
<td>1</td>
<td>17:3</td>
<td>Cycle count for the executed instruction Machine Status Register [17:19]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2:0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>17:6</td>
<td>Machine Status Register [20:31] Destination register address (r0 - r31), valid if written</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5:1</td>
<td>Destination register written if set to one</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
### Table 2-53: Trace Counter Data Entities (Cont’d)

<table>
<thead>
<tr>
<th>Entity</th>
<th>Item</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>17:13</td>
<td>Exception Kind, valid if exception taken</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>Exception taken if set to one</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>Load instruction reading data if set to one</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>Store instruction writing data if set to one</td>
<td></td>
</tr>
<tr>
<td>9:6</td>
<td></td>
<td>Byte enable, valid for store instruction</td>
<td></td>
</tr>
<tr>
<td>5:0</td>
<td></td>
<td>Write data [0:5] for store instructions, or Destination register data [0:5] for other instructions</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>17:0</td>
<td>Write data [6:23] or Destination register data [6:23]</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>17:10</td>
<td>Write data [24:31] or Destination register data [24:31]</td>
<td></td>
</tr>
<tr>
<td>9:0</td>
<td></td>
<td>Data address [0:9] for load and store instructions, or Executed instruction [0:9] for other instruction</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>17:0</td>
<td>Data address [10:27] or Executed instruction [10:27]</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>17:14</td>
<td>Data address [28:31] or Executed instruction [28:31]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>13:0</td>
<td>Program Counter [0:13]</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>17:0</td>
<td>Program Counter [14:31]</td>
<td></td>
</tr>
</tbody>
</table>

#### Program Flow: Branches

<table>
<thead>
<tr>
<th>Item</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>17:16</td>
<td>00 - The item contains program flow branches</td>
</tr>
<tr>
<td></td>
<td>15:12</td>
<td>Number of branches (N) counted in the item (1 - 12)</td>
</tr>
<tr>
<td></td>
<td>11:0</td>
<td>The N leftmost bits represent branches in the program flow. If the bit is set to one the branch is taken, otherwise it is not taken.</td>
</tr>
</tbody>
</table>

#### Program Flow: Program Counter

<table>
<thead>
<tr>
<th>Item</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>17:16</td>
<td>01 - The item contains a Program Counter value</td>
</tr>
<tr>
<td></td>
<td>15:0</td>
<td>Program Counter [0:15]</td>
</tr>
<tr>
<td>2</td>
<td>17:16</td>
<td>01 - The item contains a Program Counter value</td>
</tr>
<tr>
<td></td>
<td>15:0</td>
<td>Program Counter [16:31]</td>
</tr>
</tbody>
</table>

#### Program Flow: Read Data

<table>
<thead>
<tr>
<th>Item</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>17:16</td>
<td>10 - The item contains read data</td>
</tr>
<tr>
<td></td>
<td>15:0</td>
<td>Data read by load and get instructions [0:15]</td>
</tr>
<tr>
<td>2</td>
<td>17:16</td>
<td>10 - The item contains read data</td>
</tr>
<tr>
<td></td>
<td>15:0</td>
<td>Data read by load and get instructions [15:31]</td>
</tr>
</tbody>
</table>

#### Program Flow with Cycle Count: Branches and short cycle count

<table>
<thead>
<tr>
<th>Item</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>17:16</td>
<td>00 - The item contains program flow branches</td>
</tr>
<tr>
<td></td>
<td>15:14</td>
<td>01, 10 - Number of branches (N) counted (1 - 2)</td>
</tr>
<tr>
<td></td>
<td>13:8</td>
<td>Cycle count for previously executed instructions</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>Branch is taken if set to one, otherwise it is not taken</td>
</tr>
<tr>
<td></td>
<td>6:1</td>
<td>Cycle count for previously executed instructions</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Branch is taken if set to one, otherwise it is not taken</td>
</tr>
</tbody>
</table>

#### Program Flow with Cycle Count: Branch and long cycle count

<table>
<thead>
<tr>
<th>Item</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>17:16</td>
<td>00 - The item contains program flow branches</td>
</tr>
<tr>
<td></td>
<td>15:14</td>
<td>11 - The item contains branch and long cycle count</td>
</tr>
<tr>
<td></td>
<td>13:1</td>
<td>Cycle count for previously executed instructions</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Branch is taken if set to one, otherwise it is not taken</td>
</tr>
</tbody>
</table>
Non-Intrusive Profiling

With extended debugging, non-intrusive profiling is provided, which uses a Profiling Buffer to store program execution statistics. The size of the profiling buffer can be configured from 4KB to 128KB using the parameter C_DEBUG_PROFILE_SIZE. By setting C_DEBUG_PROFILE_SIZE to 0 (None), non-intrusive profiling is disabled.

The Profiling Buffer is divided into a number of bins, each counting the number of executed instructions or clock cycles within a certain address range. Each bin counts up to $2^{36} - 1 = 68719476735$ instructions or cycles.

The address range of each bin is determined by the buffer size and the profiled address range defined via the Profiling Low Address Register and Profiling High Address Register.

Profiling can be started or stopped via the Profiling Control Register or by cross trigger events (see Table 2-61).

The debug registers used to configure and control profiling, and to read or write the Profiling Buffer, are listed in Table 2-54.

The DBG_CTRL Value indicates the value to use in the MDM Debug Register Access Control Register to access the register, used with MDM software access to debug registers.

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Size (bits)</th>
<th>MDM Command</th>
<th>DBG_CTRL Value</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Profiling Control</td>
<td>8</td>
<td>0111 0001</td>
<td>4E207</td>
<td>W</td>
<td>Enable or disable profiling, configure counting method and bin usage</td>
</tr>
<tr>
<td>Profiling Low Address</td>
<td>30</td>
<td>0111 0010</td>
<td>4E41D</td>
<td>W</td>
<td>Defines the low address of the profiled address range</td>
</tr>
<tr>
<td>Profiling High Address</td>
<td>30</td>
<td>0111 0011</td>
<td>4E61D</td>
<td>W</td>
<td>Defines the high address of the profiled address range</td>
</tr>
<tr>
<td>Profiling Buffer Address</td>
<td>9 - 14</td>
<td>0111 0100</td>
<td>9: 4E808 10: 4E809 ... 14: 4E80D</td>
<td>W</td>
<td>Sets the address (bin) in the Profiling Buffer to read or write</td>
</tr>
<tr>
<td>Profiling Data Read</td>
<td>36</td>
<td>0111 0110</td>
<td>4EC23</td>
<td>R</td>
<td>Read data from the Profiling Buffer</td>
</tr>
<tr>
<td>Profiling Data Write</td>
<td>32</td>
<td>0111 0111</td>
<td>4EE1F</td>
<td>W</td>
<td>Write data to the Profiling Buffer</td>
</tr>
</tbody>
</table>
## Profiling Control Register

The Profiling Control Register (PCTRLR) is used to enable (start) profiling and disable (stop) profiling. It is also used to configure whether to count the number of executed instructions or the number of executed clock cycles, as well as define the Profiling Buffer bin usage. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

The Bin Control value \( B \) can be calculated by the formula

\[
B = \left\lfloor \log_2 \frac{H - L + S \cdot 4}{S \cdot 4} \right\rfloor
\]

where \( L \) is the Profiling Low Register, \( H \) is the Profiling High Register, and \( S \) is the parameter \( \text{C_DEBUG_PROFILE_SIZE} \).

### Table 2-55: Profiling Control Register (PCTRLR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Enable</td>
<td>Enable and start profiling</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>Disable</td>
<td>Disable and stop profiling</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>Enable Cycle Count</td>
<td>Enable cycle count to count clock cycles of executed instruction</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 = Disabled, number of executed instructions counted</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = Enabled, clock cycles of executed instructions counted</td>
<td></td>
</tr>
<tr>
<td>4:0</td>
<td>Bin Control</td>
<td>The number of addresses counted by each bin in the Profiling Buffer</td>
<td>00000</td>
</tr>
</tbody>
</table>

## Profiling Low Address Register

The Profiling Low Address Register (PLAR) is used to define the low word address of the profiled area. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.
Chapter 2: MicroBlaze Architecture

Table 2-56: Profiling Low Address Register (PLAR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>29:0</td>
<td>Low word</td>
<td>Low word address of the profiled area</td>
<td>0</td>
</tr>
</tbody>
</table>

Profiling High Address Register

The Profiling High Address Register (PHAR) is used to define the high word address of the profiled area. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

![Figure 2-37: Profiling High Address Register](image)

Table 2-57: Profiling High Address Register (PHAR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>29:0</td>
<td>High word</td>
<td>High word address of the profiled area</td>
<td>0</td>
</tr>
</tbody>
</table>

Profiling Buffer Address Register

The Profiling Buffer Address Register (PBAR) is used to define the bin in the Profiling Buffer to be read or written. This register has variable number of bits, depending on the parameter C_DEBUG_PROFILE_SIZE. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

![Figure 2-38: Profiling Buffer Address Register](image)

Table 2-58: Profiling Buffer Address Register (PBAR)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>n-1:0</td>
<td>Buffer Address</td>
<td>Bin in the Profiling Buffer to read or write. The number of bits (n) is 10 for a 4KB buffer, 11 for a 8KB buffer, ..., 15 for a 128KB buffer.</td>
<td>0</td>
</tr>
</tbody>
</table>
**Profiling Data Read Register**

The Profiling Data Read Register (PDRR) reads the bin value indicated by the Profiling Buffer Address Register and increments the Profiling Buffer Address Register. This register is a read-only register. Issuing a write request to the register does nothing.

When reading this register with MDM software access to debug registers, data is read with two consecutive accesses.

![Figure 2-39: Profiling Data Read Register](image1)

**Table 2-59: Profiling Data Read Register (PDRR)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>35:0</td>
<td>Read Data</td>
<td>Number of executed instructions or executed clock cycles in the bin</td>
<td>0</td>
</tr>
</tbody>
</table>

**Profiling Data Write Register**

The Profiling Data Write Register (PDWR) writes a new value to the bin indicated by the Profiling Buffer Address Register and increments the Profiling Buffer Address Register. This register is a write-only register. Issuing a read request has no effect, and undefined data is read.

This register can be used to clear the Profiling Buffer before enabling profiling.

The 4 most significant bits in the Profiling Buffer bin are set to zero when writing the new value.

![Figure 2-40: Profiling Data Write Register](image2)

**Table 2-60: Profiling Data Write Register (PDWR)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31:0</td>
<td>Write Data</td>
<td>Data to write to a bin</td>
<td>0</td>
</tr>
</tbody>
</table>
Cross Trigger Support

With basic debugging, cross trigger support is provided by two signals, \( \text{DBG\_STOP} \) and \( \text{MB\_Halted} \).

- When the \( \text{DBG\_STOP} \) input is set to 1, MicroBlaze will halt after a few instructions. XSDK will detect that MicroBlaze has halted, and indicate where the halt occurred. The signal can be used to halt MicroBlaze at any external event, for example when a Vivado® integrated logic analyzer is triggered.

- Whenever MicroBlaze is halted the \( \text{MB\_Halted} \) output signal is set to 1, for example after a breakpoint or watchpoint is hit, after a stop XSDK command, or when the \( \text{DBG\_STOP} \) input is set. The output is cleared when MicroBlaze execution is resumed by an XSDK command.

The \( \text{MB\_Halted} \) signal may be used to trigger a Vivado integrated logic analyzer, or halt other MicroBlaze cores in a multiprocessor system by connecting the signal to their \( \text{DBG\_STOP} \) inputs.

With extended debugging, cross trigger support is available in conjunction with the MDM. The MDM provides programmable cross triggering between all connected processors, as well as external trigger inputs and outputs. For details, see the MicroBlaze Debug Module (MDM) Product Guide (PG115).

MicroBlaze can handle up to eight cross trigger actions. Cross trigger actions are generated by the corresponding MDM cross trigger outputs, connected via the Debug bus. The effect of each of the cross trigger actions is listed in Table 2-61.

MicroBlaze can generate up to eight cross trigger events. Cross trigger events affect the corresponding MDM cross trigger inputs, connected via the Debug bus. The cross trigger events are described in Table 2-62.

<table>
<thead>
<tr>
<th>Number</th>
<th>Action</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Debug stop</td>
<td>Stop MicroBlaze if the processor is executing, and set the MB_Halted output. The same effect is achieved by setting the Dbg_Stop input.</td>
</tr>
<tr>
<td>1</td>
<td>Continue execution</td>
<td>Continue execution if the processor is stopped, and clear the MB_Halted output.</td>
</tr>
<tr>
<td>2</td>
<td>Stop program trace</td>
<td>Stop program trace if tracing is in progress.</td>
</tr>
<tr>
<td>3</td>
<td>Start program trace</td>
<td>Start program trace if trace is stopped.</td>
</tr>
<tr>
<td>4</td>
<td>Stop performance monitoring</td>
<td>Stop performance monitoring if it is in progress.</td>
</tr>
<tr>
<td>5</td>
<td>Start performance monitoring</td>
<td>Start performance monitoring if it is stopped.</td>
</tr>
<tr>
<td>6</td>
<td>Disable profiling</td>
<td>Disable profiling if it is in progress.</td>
</tr>
<tr>
<td>7</td>
<td>Enable profiling</td>
<td>Enable profiling if it is disabled.</td>
</tr>
</tbody>
</table>
Trace Interface Overview

The MicroBlaze trace interface exports a number of internal state signals for performance monitoring and analysis. Xilinx recommends that users only use the trace interface through Xilinx developed analysis cores. This interface is not guaranteed to be backward compatible in future releases of MicroBlaze.

See Table 3-16 for a list of exported signals.
Fault Tolerance

The fault tolerance features included in MicroBlaze, enabled with \texttt{C\_FAULT\_TOLERANT}, provide Error Detection for internal block RAMs (in the Instruction Cache, Data Cache, Branch Target Cache, and MMU), and support for Error Detection and Correction (ECC) in LMB block RAMs. When fault tolerance is enabled, all soft errors in block RAMs are detected and corrected, which significantly reduces overall failure intensity.

In addition to protecting block RAM, the FPGA configuration memory also generally needs to be protected. A detailed explanation of this topic, and further references, can be found in the document \textit{LogiCore IP Soft Error Mitigation Controller} (PG036).

Configuration

\textit{Using MicroBlaze Configuration}

Fault tolerance can be enabled in the MicroBlaze configuration dialog, on the General page.

After enabling fault tolerance in MicroBlaze, ECC is automatically enabled in the connected LMB BRAM Interface Controllers by the tools, when the system is generated. This means that nothing else needs to be configured to enable fault tolerance and minimal ECC support.

It is possible (albeit not recommended) to manually override ECC support, leaving the LMB BRAM unprotected, by disabling \texttt{C\_ECC} in the configuration dialogs of all connected LMB BRAM Interface Controllers. In this case, the internal MicroBlaze block RAM protection is still enabled, since fault tolerance is enabled.

\textit{Using LMB BRAM Interface Controller Configuration}

As an alternative to the method described above, it is also possible to enable ECC in the configuration dialogs of all connected LMB BRAM Interface Controllers. In this case, fault tolerance is automatically enabled in MicroBlaze by the tools, when the system is generated. This means that nothing else needs to be configured to enable ECC support and MicroBlaze fault tolerance.

ECC must either be enabled or disabled in all Controllers, which is enforced by a DRC.

It is possible to manually override fault tolerance support in MicroBlaze, by explicitly disabling \texttt{C\_FAULT\_TOLERANT} in the MicroBlaze configuration dialog. This is not recommended, unless no block RAM is used in MicroBlaze, and there is no need to handle bus exceptions from uncorrectable ECC errors.
Features

An overview of all MicroBlaze fault tolerance features is given here. Further details on each feature can be found in the following sections:

- “Instruction Cache Operation”
- “Data Cache Operation”
- “UTLB Management”
- “Branch Target Cache”
- “Instruction Bus Exception”
- “Data Bus Exception”
- “Exception Causes”

The LMB BRAM Interface Controller v4.0 or later provides the LMB ECC implementation. For details, including performance and resource utilization, see the LogiCORE IP LMB BRAM Interface Controller (PG112) product guide, in the Xilinx IP Documentation.

Instruction and Data Cache Protection

To protect the block RAM in the Instruction and Data Cache, parity is used. When a parity error is detected, the corresponding cache line is invalidated. This forces the cache to reload the correct value from external memory. Parity is checked whenever a cache hit occurs.

Note that this scheme only works for write-through, and thus write-back data cache is not available when fault tolerance is enabled. This is enforced by a DRC.

When new values are written to a block RAM in the cache, parity is also calculated and written. One parity bit is used for the tag, one parity bit for the instruction cache data, and one parity bit for each word in a data cache line.

In many cases, enabling fault tolerance does not increase the required number of cache block RAMs, since spare bits can be used for the parity. Any increase in resource utilization, in particular number of block RAMs, can easily be seen in the MicroBlaze configuration dialog, when enabling fault tolerance.

Memory Management Unit Protection

To protect the block RAM in the MMU Unified Translation Look-Aside Buffer (UTLB), parity is used. When a parity error is detected during an address translation, a TLB miss exception occurs, forcing software to reload the entry.

When a new TLB entry is written using the TLBHI and TLBLO registers, parity is calculated. One parity bit is used for each entry.
Parity is also checked when a UTLB entry is read using the TLBHI and TLBLO registers. When a parity error is detected in this case, the entry is marked invalid by clearing the valid bit.

Enabling fault tolerance does not increase the MMU block RAM size, since a spare bit is available for the parity.

**Branch Target Cache Protection**

To protect block RAM in the Branch Target Cache, parity is used. When a parity error is detected when looking up a branch target address, the address is ignored, forcing a normal branch.

When a new branch address is written to the Branch Target Cache, parity is calculated. One parity bit is used for each address.

Enabling fault tolerance does not increase the Branch Target Cache block RAM size, since a spare bit is available for the parity.

**Exception Handling**

With fault tolerance enabled, if an error occurs in LMB block RAM, the LMB BRAM Interface Controller generates error signals on the LMB interface.

If exceptions are enabled in MicroBlaze, by setting the EE bit in the Machine Status Register, the uncorrectable error signal either generates an instruction bus exception or a data bus exception, depending on the affected interface.

Should a bus exception occur when an exception is in progress, MicroBlaze is halted, and the external error signal `MB_Error` is set. This behavior ensures that it is impossible to execute an instruction corrupted by an uncorrectable error.

**Software Support**

**Scrubbing**

To ensure that bit errors are not accumulated in block RAMs, they must be periodically scrubbed.

The standalone BSP provides the function `microblaze_scrub()` to perform scrubbing of the entire LMB block RAM and all MicroBlaze internal block RAMs used in a particular configuration. This function is intended to be called periodically from a timer interrupt routine.

The following example code illustrates how this can be done.
#include "xparameters.h"
#include "xmrctr.h"
#include "xintc.h"
#include "mb_interface.h"

#define SCRUB_PERIOD ...

XIntc InterruptController; /* The Interrupt Controller instance */
XTmrCtr TimerCounterInst; /* The Timer Counter instance */

void MicroBlazeScrubHandler(void *CallBackRef, u8 TmrCtrNumber)
{
    /* Perform other timer interrupt processing here */
    microblaze_scrub();
}

int main (void)
{
    int Status;

    /* Initialize the timer counter so that it’s ready to use,
     * specify the device ID that is generated in xparameters.h
     */
    Status = XTmrCtr_Initialize(&TimerCounterInst, TMRCTR_DEVICE_ID);
    if (Status != XST_SUCCESS) {
        return XST_FAILURE;
    }

    /* Connect the timer counter to the interrupt subsystem such that
     * interrupts can occur.
     */
    Status = XIntc_Initialize(&InterruptController, INTC_DEVICE_ID);
    if (Status != XST_SUCCESS) {
        return XST_FAILURE;
    }

    /* Connect a device driver handler that will be called when an
     * interrupt for the device occurs, the device driver handler performs
     * the specific interrupt processing for the device
     */
    Status = XIntc_Connect(&InterruptController, TMRCTR_DEVICE_ID,
                            (XInterruptHandler)XTmrCtr_InterruptHandler,
                            (void *) &TimerCounterInst);
    if (Status != XST_SUCCESS) {
        return XST_FAILURE;
    }
}
Status = XIntc_Start(&InterruptController, XIN_REAL_MODE);
if (Status != XST_SUCCESS) {
    return XST_FAILURE;
}

XTmrCtr_SetHandler(&TimerCounterInst, MicroBlazeScrubHandler,
                    &TimerCounterInst);

XTmrCtr_SetOptions(&TimerCounterInst, TIMER_CNTR_0,
                    XTC_INT_MODE_OPTION | XTC_AUTO_RELOAD_OPTION);

XTmrCtr_SetResetValue(TmrCtrInstancePtr, TmrCtrNumber, SCRUB_PERIOD);

XTmrCtr_Start(&TimerCounterInst, TIMER_CNTR_0);

See the section “Scrubbing” below for further details on how scrubbing is implemented,
including how to calculate the scrubbing rate.

**BRAM Driver**

The standalone BSP BRAM driver is used to access the ECC registers in the LMB BRAM
Interface Controller, and also provides a comprehensive self test.

By implementing the SDK Xilinx C Project "Peripheral Tests", a self-test example including
the BRAM self test for each LMB BRAM Interface Controller in the system is generated.
Depending on the ECC features enabled in the LMB BRAM Interface Controller, this code will
perform all possible tests of the ECC function.
The self-test example can be found in the standalone BSP BRAM driver source code, typically in the subdirectory \texttt{microblaze_0/libsrc/bram\_v3\_03\_a/src/xbram\_selftest.c}.

\section*{Scrubbing}

\textit{Scrubbing Methods}

Scrubbing is performed using specific methods for the different block RAMs:

- Instruction and data caches: All lines in the caches are cyclically invalidated using the WIC and WDC instructions respectively. This forces the cache to reload the cache line from external memory.
- Memory Management Unit UTLB: All entries in the UTLB are cyclically invalidated by writing the TLBHI register with the valid bit cleared.
- Branch Target Cache: The entire BTC is invalided by doing a synchronizing branch, BRI 4.
- LMB block RAM: All addresses in the memory are cyclically read and written, thus correcting any single bit errors on each address.

It is also possible to add interrupts for correctable errors from the LMB BRAM Interface Controllers, and immediately scrub this address in the interrupt handler, although in most cases it only improves reliability slightly.

The failing address can be determined by reading the Correctable Error First Failing Address Register in each of the LMB BRAM Interface Controllers. To be able to generate an interrupt \texttt{C\_ECC\_STATUS\_REGISTERS} must be set to 1 in the connected LMB BRAM Interface Controllers, and to read the failing address \texttt{C\_CE\_FAILING\_REGISTERS} must be set to 1.

\section*{Calculating Scrubbing Rate}

The scrubbing rate depends on failure intensity and desired reliability.

The approximate equation to determine the LMB memory scrubbing rate is in our case given by

\[ P_W \approx 760 \left( \frac{BER^2}{SR^2} \right) \]

where \( P_W \) is the probability of an uncorrectable error in a memory word, \( BER \) is the soft error rate for a single memory bit, and \( SR \) is the Scrubbing Rate.

The soft error rates affecting block RAM for each product family can be found in the \textit{Device Reliability Report} (UG116).
Use Cases

Several common use cases are described here. These use cases are derived from the LogiCore IP Processor LMB BRAM Interface Controller (PG112) product guide.

**Minimal**

This system is obtained when enabling fault tolerance in MicroBlaze, without doing any other configuration.

The system is suitable when area constraints are high, and there is no need for testing of the ECC function, or analysis of error frequency and location. No ECC registers are implemented. Single bit errors are corrected by the ECC logic before being passed to MicroBlaze. Uncorrectable errors set an error signal, which generates an exception in MicroBlaze.

**Small**

This system should be used when it is necessary to monitor error frequency, but there is no need for testing of the ECC function. It is a minimal system with Correctable Error Counter Register added to monitor single bit error rates. If the error rate is too high, the scrubbing rate should be increased to minimize the risk of a single bit error becoming an uncorrectable double bit error. Parameters set are $C_{\text{ECC}} = 1$ and $C_{\text{CE_COUNTER_WIDTH}} = 10$.

**Typical**

This system represents a typical use case, where it is required to monitor error frequency, as well as generating an interrupt to immediately correct a single bit error through software. It does not provide support for testing of the ECC function. It is a small system with Correctable Error First Failing registers and Status register added. A single bit error will latch the address for the access into the Correctable Error First Failing Address Register and set the CE_STATUS bit in the ECC Status Register. An interrupt will be generated triggering MicroBlaze to read the failing address and then perform a read followed by a write on the failing address. This will remove the single bit error from the BRAM, thus reducing the risk of the single bit error becoming a uncorrectable double bit error. Parameters set are $C_{\text{ECC}} = 1$, $C_{\text{CE_COUNTER_WIDTH}} = 10$, $C_{\text{ECC_STATUS_REGISTER}} = 1$ and $C_{\text{CE_FAILING_REGISTERS}} = 1$.

**Full**

This system uses all of the features provided by the LMB BRAM Interface Controller, to enable full error injection capability, as well as error monitoring and interrupt generation. It is a typical system with Uncorrectable Error First Failing registers and Fault Injection registers added. All features are switched on for full control of ECC functionality for system debug or systems with high fault tolerance requirements. Parameters set are $C_{\text{ECC}} = 1$, $C_{\text{CE_COUNTER_WIDTH}} = 10$, $C_{\text{ECC_STATUS_REGISTER}} = 1$ and $C_{\text{CE_FAILING_REGISTERS}} = 1$, $C_{\text{UE_FAILING_REGISTERS}} = 1$ and $C_{\text{FAULT_INJECT}} = 1$. 
Lockstep Operation

MicroBlaze is able to operate in a lockstep configuration, where two or more identical MicroBlaze cores execute the same program. By comparing the outputs of the cores, any tampering attempts, transient faults or permanent hardware faults can be detected.

System Configuration

The parameter `C_LOCKSTEP_SLAVE` is set to one on all slave MicroBlaze cores in the system, except the master (or primary) core. The master core drives all the output signals, and handles the debug functionality. The port `Lockstep_Master_Out` on the master is connected to the port `Lockstep_Slave_In` on the slaves, in order to handle debugging.

The slave cores should not drive any output signals, only receive input signals. This must be ensured by only connecting signals to the input ports of the slaves. For buses this means that each individual input port must be explicitly connected.

The port `Lockstep_Out` on the master and slave cores provide all output signals for comparison. Unless an error occurs, individual signals from each of the cores are identical every clock cycle.

To ensure that lockstep operation works properly, all input signals to the cores must be synchronous. Input signals that may require external synchronization are `Interrupt`, `Reset`, `Ext_Brk`, and `Ext_Nm_Brk`.

Use Cases

Two common use cases are described here. In addition, lockstep operation provides the basis for implementing triple modular redundancy on MicroBlaze core level.

Tamper Protection

This application represents a high assurance use case, where it is required that the system is tamper-proof. A typically example is a cryptographic application.

The approach involves having two redundant MicroBlaze processors with dedicated local memory and redundant comparators, each in a protected area. The outputs from each processor feed two comparators and each processor receive copies of every input signal.

The redundant MicroBlaze processors are functionally identical and completely independent of each other, without any connecting signals. The only exception is debug logic and associated signals, since it is assumed that debugging is disabled before any productization and certification of the system.
The outputs from the master MicroBlaze core drive the peripherals in the system. All data leaving the protected area pass through inhibitors. Each inhibitor is controlled from its associated comparator.

Each protected area of the design must be implemented in its own partition, using a hierarchical Single Chip Cryptography (SCC) flow. A detailed explanation of this flow, and further references, can be found in the document *Hierarchical Design Methodology Guide* (UG748).

A block diagram of the system is shown in Figure 2-41.

**Figure 2-41: Lockstep Tamper Protection Application**

**Error Detection**

The error detection use case requires that all transient and permanent faults are detected. This is essential in fail safe and fault tolerant applications, where redundancy is utilized to improve system availability.
In this system two redundant MicroBlaze processors run in lockstep. A comparator is used to signal an error when a mis-match is detected on the outputs of the two processors. Any error immediately causes both processors to halt, preventing further error propagation.

The redundant MicroBlaze processors are functionally identical, except for debug logic and associated signals. The outputs from the master MicroBlaze core drive the peripherals in the system. The slave MicroBlaze core only has inputs connected; all outputs are left open.

The system contains the basic building block for designing a complete fault tolerant application, where one or more additional blocks must be added to provide redundancy.

This use case is illustrated in Figure 2-42.

![Figure 2-42: Lockstep Error Detection Application](image-url)
Coherency

MicroBlaze supports cache coherency, as well as invalidation of caches and translation look-aside buffers, using the AXI Coherency Extension (ACE) defined in AMBA® AXI and ACE Protocol Specification (ARM IHI 0022E). The coherency support is enabled when the parameter \texttt{C\_INTERCONNECT} is set to 3 (ACE).

Using ACE ensures coherency between the caches of all MicroBlaze processors in the coherency domain. The peripheral ports (AXI\_IP, AXI\_DP) and local memory (ILMB, DLMB) are outside the coherency domain.

Coherency is not supported with write-back data cache, wide cache interfaces (more than 32-bit data), instruction cache streams, instruction cache victims or when area optimization is enabled. In addition both \texttt{C\_ICACHE\_ALWAYS\_USED} and \texttt{C\_DCACHE\_ALWAYS\_USED} must be set to 1.

Invalidation

The coherency hardware handles invalidation in the following cases:

- **Data Cache invalidation:**
  When a MicroBlaze core in the coherency domain invalidates a data cache line with an external cache invalidation instruction (WDC.EXT.CLEAR or WDC.EXT.FLUSH), hardware messages ensure that all other cores in the coherency domain will do the same. The physical address is always used.

- **Instruction Cache invalidation:**
  When a MicroBlaze core in the coherency domain invalidates an instruction cache line, hardware messages ensure that all other cores in the coherency domain will do the same. When the MMU is in virtual mode the virtual address is used, otherwise the physical address is used.

- **MMU TLB invalidation:**
  When a MicroBlaze core in the coherency domain invalidates an entry in the UTLB (that is writes TLBHI with a zero Valid flag), hardware messages ensure that all other cores in the coherency domain will invalidate all entries in their unified TLBs having a TAG matching the invalidated virtual address, as well as empty their shadow TLBs.

  The TID is not taken into account when matching the entries, which can result in invalidation of entries belonging to other processes. Subsequent accesses to these entries will generate TLB miss exceptions, which must be handled by software.

  Before invalidating an MMU page, it must first be loaded into the UTLB to ensure that the hardware invalidation is propagated within the coherency domain. It is not sufficient to simply invalidate the page in memory, since other processors in the coherency domain may have this particular entry stored in their TLBs.
After a MicroBlaze core has invalidated one or more entries, it must execute a memory barrier instruction (MBAR), to ensure that all peer processors have completed their TLB invalidation.

- Branch Target Cache invalidation:
  When a MicroBlaze core in the coherency domain invalidates the Branch Target Cache, either with a memory barrier instruction or with a synchronizing branch, hardware messages ensure that all other cores in the coherency domain will do the same.

In particular, this means that self-modifying code can be used transparently within the coherency domain in a multi-processor system, provided that the guidelines in “Self-modifying Code” are followed.

Protocol Compliance

The MicroBlaze instruction cache interface issues the following subset of the possible ACE transactions:

- ReadClean
  Issued when a cache line is allocated.

- ReadOnce
  Issued when the cache is off, or if the MMU Inhibit Caching bit is set for the cache line.

The MicroBlaze data cache interface issues the following subset of the possible ACE transactions:

- ReadClean
  Issued when a cache line is allocated.

- CleanUnique
  Issued when an SWX instruction is executed as part of an exclusive access sequence.

- ReadOnce
  Issued when the cache is off, or if the MMU Inhibit Caching bit is set for the cache line.

- WriteUnique
  Issued whenever a store instruction performs a write.

- CleanInvalid
  Issued when a WDC.EXT.FLUSH instruction is executed.

- MakeInvalid
  Issued when a WDC.EXT.CLEAR instruction is executed.
Both interfaces issue the following subset of the possible Distributed Virtual Memory (DVM) transactions:

- **DVM Operation**
  - TLB Invalidate – Hypervisor TLB Invalidate by VA
  - Branch Predictor Invalidate – Branch Predictor Invalidate all
  - Physical Instruction Cache Invalidate – Non-secure Physical Instruction Cache Invalidate by PA without Virtual Index
  - Virtual Instruction Cache Invalidate – Hypervisor Invalidate by VA

- **DVM Sync**
  - Synchronization

- **DVM Complete**
  - In addition to the DVM transactions above, the interfaces only accept the CleanInvalid and MakeInvalid transactions. These transactions have no effect in the instruction cache, and invalidate the indicated data cache lines. If any other transactions are received, the behavior is undefined.
  - Only a subset of AXI4 transactions are utilized by the interfaces, as described in “Cache Interfaces”.
Data Address Extension

MicroBlaze has the ability to address up to 16EB of data controlled by the parameter C_ADDR_SIZE. This parameter can be set to the following values:

- **NONE** 4 * 1024³ bytes 32-bit address, no extended address instructions
- **64GB** 64 * 1024³ bytes 36-bit address
- **1TB** 1024⁴ bytes 40-bit address
- **16TB** 16 * 1024⁴ bytes 44-bit address
- **256TB** 256 * 1024⁴ bytes 48-bit address
- **16EB** 16 * 1024⁶ bytes 64-bit address

There are a number of software limitations with extended addressing:

- The GNU tools only generate ELF files with 32-bit addresses, which means that program instruction and data memory must be located in the first 4GB of the address space. This is also the reason the instruction address space does not provide an extended address.
- Since all software drivers use address pointers that are 32-bit unsigned integers, it is not possible to access extended addresses above 4GB without modifying the driver code, and consequently all AXI peripherals should be located in the first 4GB of the address space.
- The extended address is only treated as a physical address, and the MMU cannot be used to translate from an extended virtual address to a physical address. This means that Linux can only use the data address extension through a dedicated driver operating in real mode.
- The GNU compiler does not handle 64-bit address pointers, which means that the only way to access an extended address is using the specific extended addressing instructions, available as macros.

The following C code exemplifies how an extended address can be used to access data:

```c
#include "xil_types.h"
#include "mb_interface.h"

int main()
{
    u64 Addr = 0x000000FF00000000LL; /* Extended address */
    u32 Word;
    u8 Byte;

    Word = lwea(Addr); /* Load word from extended address */
    swea(Addr, Word); /* Store word to extended address */
    Byte = lbuea(Addr); /* Load byte from extended address */
    sbea(Addr, Byte); /* Store byte to extended address */
}
```
Chapter 3

MicroBlaze Signal Interface Description

This chapter describes the types of signal interfaces that can be used to connect MicroBlaze™.

Overview

The MicroBlaze core is organized as a Harvard architecture with separate bus interface units for data and instruction accesses. The following two memory interfaces are supported: Local Memory Bus (LMB), and the AMBA® AXI4 interface (AXI4) and ACE interface (ACE).

The LMB provides single-cycle access to on-chip dual-port block RAM. The AXI4 interfaces provide a connection to both on-chip and off-chip peripherals and memory. The ACE interfaces provide cache coherent connections to memory.

MicroBlaze also supports up to 16 AXI4-Stream interface ports, each with one master and one slave interface.

Features

MicroBlaze can be configured with the following bus interfaces:

- The AMBA AXI4 Interface for peripheral interfaces, and the AMBA AXI4 or AXI Coherency Extension (ACE) Interface for cache interfaces (see ARM® AMBA® AXI and ACE Protocol Specification, ARM IHI 0022E).
- LMB provides a simple synchronous protocol for efficient block RAM transfers
- AXI4-Stream provides a fast non-arbitrated streaming communication mechanism
- Debug interface for use with the Microprocessor Debug Module (MDM) core
- Trace interface for performance analysis
**MicroBlaze I/O Overview**

The core interfaces shown in Figure 3-1 and the following Table 3-1 are defined as follows:

- **M_AXI_DP**: Peripheral Data Interface, AXI4-Lite or AXI4 interface
- **DLMB**: Data interface, Local Memory Bus (BRAM only)
- **M_AXI_IP**: Peripheral Instruction interface, AXI4-Lite interface
- **ILMB**: Instruction interface, Local Memory Bus (BRAM only)
- **M0_AXIS..M15_AXIS**: AXI4-Stream interface master direct connection interfaces
- **S0_AXIS..S15_AXIS**: AXI4-Stream interface slave direct connection interfaces
- **M_AXI_DC**: Data side cache AXI4 interface
- **M_ACE_DC**: Data side cache AXI Coherency Extension (ACE) interface
- **M_AXI_IC**: Instruction side cache AXI4 interface
- **M_ACE_IC**: Instruction side cache AXI Coherency Extension (ACE) interface
- **Core**: Miscellaneous signals for: clock, reset, interrupt, debug, trace

![MicroBlaze Core Block Diagram](image)

*Figure 3-1: MicroBlaze Core Block Diagram*
### Chapter 3: MicroBlaze Signal Interface Description

#### Table 3-1: Summary of MicroBlaze Core I/O

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_DP_AWID</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Write address ID</td>
</tr>
<tr>
<td>M_AXI_DP_AWADDR</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Write address</td>
</tr>
<tr>
<td>M_AXI_DP_AWLEN</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Burst length</td>
</tr>
<tr>
<td>M_AXI_DP_AWSIZE</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Burst size</td>
</tr>
<tr>
<td>M_AXI_DP_AWBURST</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Burst type</td>
</tr>
<tr>
<td>M_AXI_DP_AWLOCK</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Lock type</td>
</tr>
<tr>
<td>M_AXI_DP_AWCACHE</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Cache type</td>
</tr>
<tr>
<td>M_AXI_DP_AWPROT</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Protection type</td>
</tr>
<tr>
<td>M_AXI_DP_AWQOS</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Quality of Service</td>
</tr>
<tr>
<td>M_AXI_DP_AWVALID</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Write address valid</td>
</tr>
<tr>
<td>M_AXI_DP_AWREADY</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Write address ready</td>
</tr>
<tr>
<td>M_AXI_DP_WDATA</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Write data</td>
</tr>
<tr>
<td>M_AXI_DP_WSTRB</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Write strobes</td>
</tr>
<tr>
<td>M_AXI_DP_WLAST</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Write last</td>
</tr>
<tr>
<td>M_AXI_DP_WVALID</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Write valid</td>
</tr>
<tr>
<td>M_AXI_DP_WREADY</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Write ready</td>
</tr>
<tr>
<td>M_AXI_DP_BID</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Response ID</td>
</tr>
<tr>
<td>M_AXI_DP_BRESP</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Write response</td>
</tr>
<tr>
<td>M_AXI_DP_BVALID</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Write response valid</td>
</tr>
<tr>
<td>M_AXI_DP_BREADY</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Response ready</td>
</tr>
<tr>
<td>M_AXI_DP_ARID</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Read address ID</td>
</tr>
<tr>
<td>M_AXI_DP_ARADDR</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Read address</td>
</tr>
<tr>
<td>M_AXI_DP_ARELEN</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Burst length</td>
</tr>
<tr>
<td>M_AXI_DP_ARSIZE</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Burst size</td>
</tr>
<tr>
<td>M_AXI_DP_ARBURST</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Burst type</td>
</tr>
<tr>
<td>M_AXI_DP_ARLOCK</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Lock type</td>
</tr>
<tr>
<td>M_AXI_DP_ARCACHE</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Cache type</td>
</tr>
<tr>
<td>M_AXI_DP_ARPROT</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Protection type</td>
</tr>
<tr>
<td>M_AXI_DP_ARQOS</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Quality of Service</td>
</tr>
<tr>
<td>M_AXI_DP_ARVALID</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Read address valid</td>
</tr>
<tr>
<td>M_AXI_DP_ARREADY</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Read address ready</td>
</tr>
</tbody>
</table>
### Table 3-1: Summary of MicroBlaze Core I/O (Cont’d)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_DP_RID</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Read ID tag</td>
</tr>
<tr>
<td>M_AXI_DP_RDATA</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Read data</td>
</tr>
<tr>
<td>M_AXI_DP_RRESP</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Read response</td>
</tr>
<tr>
<td>M_AXI_DP_RLAST</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Read last</td>
</tr>
<tr>
<td>M_AXI_DP_RVALID</td>
<td>M_AXI_DP</td>
<td>I</td>
<td>Slave Read valid</td>
</tr>
<tr>
<td>M_AXI_DP_RREADY</td>
<td>M_AXI_DP</td>
<td>O</td>
<td>Master Read ready</td>
</tr>
<tr>
<td>M_AXI_IP_AWID</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Write address ID</td>
</tr>
<tr>
<td>M_AXI_IP_AWADDR</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Write address</td>
</tr>
<tr>
<td>M_AXI_IP_AWLEN</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Burst length</td>
</tr>
<tr>
<td>M_AXI_IP_AWSIZE</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Burst size</td>
</tr>
<tr>
<td>M_AXI_IP_AWBURST</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Burst type</td>
</tr>
<tr>
<td>M_AXI_IP_AWLOCK</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Lock type</td>
</tr>
<tr>
<td>M_AXI_IP_AWCACHE</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Cache type</td>
</tr>
<tr>
<td>M_AXI_IP_AWFPROT</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Protection type</td>
</tr>
<tr>
<td>M_AXI_IP_AWQOS</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Quality of Service</td>
</tr>
<tr>
<td>M_AXI_IP_AWVALID</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Write address valid</td>
</tr>
<tr>
<td>M_AXI_IP_AWREADY</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Write address ready</td>
</tr>
<tr>
<td>M_AXI_IP_WDATA</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Write data</td>
</tr>
<tr>
<td>M_AXI_IP_WSTRB</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Write strobes</td>
</tr>
<tr>
<td>M_AXI_IP_WLAST</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Write last</td>
</tr>
<tr>
<td>M_AXI_IP_WVALID</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Write valid</td>
</tr>
<tr>
<td>M_AXI_IP_WREADY</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Write ready</td>
</tr>
<tr>
<td>M_AXI_IP_BID</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Response ID</td>
</tr>
<tr>
<td>M_AXI_IP_BRESP</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Write response</td>
</tr>
<tr>
<td>M_AXI_IP_BVALID</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Write response valid</td>
</tr>
<tr>
<td>M_AXI_IP_BREADY</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Response ready</td>
</tr>
<tr>
<td>M_AXI_IP_ARID</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Read address ID</td>
</tr>
<tr>
<td>M_AXI_IP_ARADDR</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Read address</td>
</tr>
<tr>
<td>M_AXI_IP_ARLEN</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Burst length</td>
</tr>
<tr>
<td>M_AXI_IP_ARSIZE</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Burst size</td>
</tr>
<tr>
<td>M_AXI_IP_ARBURST</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Burst type</td>
</tr>
<tr>
<td>M_AXI_IP_ARLOCK</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Lock type</td>
</tr>
</tbody>
</table>
### Table 3-1: Summary of MicroBlaze Core I/O (Cont’d)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_IP_ARCACHE</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Cache type</td>
</tr>
<tr>
<td>M_AXI_IP_ARPROT</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Protection type</td>
</tr>
<tr>
<td>M_AXI_IP_ARQOS</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Quality of Service</td>
</tr>
<tr>
<td>M_AXI_IP_ARVALID</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Read address valid</td>
</tr>
<tr>
<td>M_AXI_IP_ARREADY</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Read address ready</td>
</tr>
<tr>
<td>M_AXI_IP_RID</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Read ID tag</td>
</tr>
<tr>
<td>M_AXI_IP_RDATA</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Read data</td>
</tr>
<tr>
<td>M_AXI_IP_RRESP</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Read response</td>
</tr>
<tr>
<td>M_AXI_IP_RLAST</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Read last</td>
</tr>
<tr>
<td>M_AXI_IP_RVALID</td>
<td>M_AXI_IP</td>
<td>I</td>
<td>Slave Read valid</td>
</tr>
<tr>
<td>M_AXI_IP_RREADY</td>
<td>M_AXI_IP</td>
<td>O</td>
<td>Master Read ready</td>
</tr>
<tr>
<td>M_AXI_DC_AWADDR</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write address</td>
</tr>
<tr>
<td>M_AXI_DC_AWLEN</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Burst length</td>
</tr>
<tr>
<td>M_AXI_DC_AWSIZE</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Burst size</td>
</tr>
<tr>
<td>M_AXI_DC_AWBURST</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Burst type</td>
</tr>
<tr>
<td>M_AXI_DC_AWLOCK</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Lock type</td>
</tr>
<tr>
<td>M_AXI_DC_AWCACHE</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Cache type</td>
</tr>
<tr>
<td>M_AXI_DC_AWFPROT</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Protection type</td>
</tr>
<tr>
<td>M_AXI_DC_AWQOS</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Quality of Service</td>
</tr>
<tr>
<td>M_AXI_DC_AWVALID</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write address valid</td>
</tr>
<tr>
<td>M_AXI_DC_AWREADY</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Write address ready</td>
</tr>
<tr>
<td>M_AXI_DC_AWUSER</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write address user signals</td>
</tr>
<tr>
<td>M_AXI_DC_AWDOMAIN</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write address domain</td>
</tr>
<tr>
<td>M_AXI_DC_AWSNOOP</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write address snoop</td>
</tr>
<tr>
<td>M_AXI_DC_AWBAR</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write address barrier</td>
</tr>
<tr>
<td>M_AXI_DC_WDATA</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write data</td>
</tr>
<tr>
<td>M_AXI_DC_WSTRB</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write strobes</td>
</tr>
<tr>
<td>M_AXI_DC_WLAST</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write last</td>
</tr>
<tr>
<td>M_AXI_DC_WVALID</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write valid</td>
</tr>
<tr>
<td>M_AXI_DC_WREADY</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Write ready</td>
</tr>
<tr>
<td>M_AXI_DC_WUSER</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Write user signals</td>
</tr>
<tr>
<td>M_AXI_DC_BRESP</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Write response</td>
</tr>
</tbody>
</table>
Table 3-1: Summary of MicroBlaze Core I/O (Cont'd)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_DC_BID</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Response ID</td>
</tr>
<tr>
<td>M_AXI_DC_BVALID</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Write response valid</td>
</tr>
<tr>
<td>M_AXI_DC_BREADY</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Response ready</td>
</tr>
<tr>
<td>M_AXI_DC_BUSER</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Write response user signals</td>
</tr>
<tr>
<td>M_AXI_DC_WACK</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Slave Write acknowledge</td>
</tr>
<tr>
<td>M_AXI_DC_ARID</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Read address ID</td>
</tr>
<tr>
<td>M_AXI_DC_ARADDR</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Read address</td>
</tr>
<tr>
<td>M_AXI_DC_ARLEN</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Burst length</td>
</tr>
<tr>
<td>M_AXI_DC_ARSIZE</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Burst size</td>
</tr>
<tr>
<td>M_AXI_DC_ARBURST</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Burst type</td>
</tr>
<tr>
<td>M_AXI_DC_ARLOCK</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Lock type</td>
</tr>
<tr>
<td>M_AXI_DC_ARCACHE</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Cache type</td>
</tr>
<tr>
<td>M_AXI_DC_ARPROT</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Protection type</td>
</tr>
<tr>
<td>M_AXI_DC_ARQOS</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Quality of Service</td>
</tr>
<tr>
<td>M_AXI_DC_ARVALID</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Read address valid</td>
</tr>
<tr>
<td>M_AXI_DC_ARREADY</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Read address ready</td>
</tr>
<tr>
<td>M_AXI_DC_ARUSER</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Read address user signals</td>
</tr>
<tr>
<td>M_AXI_DC_ARDOMAIN</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Read address domain</td>
</tr>
<tr>
<td>M_AXI_DC_ARSNOOP</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Read address snoop</td>
</tr>
<tr>
<td>M_AXI_DC_ABAR</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Read address barrier</td>
</tr>
<tr>
<td>M_AXI_DC_RID</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Read ID tag</td>
</tr>
<tr>
<td>M_AXI_DC_RDATA</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Read data</td>
</tr>
<tr>
<td>M_AXI_DC_RRESP</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Read response</td>
</tr>
<tr>
<td>M_AXI_DC_RLAST</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Read last</td>
</tr>
<tr>
<td>M_AXI_DC_RVALID</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Read valid</td>
</tr>
<tr>
<td>M_AXI_DC_RREADY</td>
<td>M_AXI_DC</td>
<td>O</td>
<td>Master Read ready</td>
</tr>
<tr>
<td>M_AXI_DC_RUSER</td>
<td>M_AXI_DC</td>
<td>I</td>
<td>Slave Read user signals</td>
</tr>
<tr>
<td>M_AXI_DC_RACK</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Read acknowledge</td>
</tr>
<tr>
<td>M_AXI_DC_ACVALID</td>
<td>M_ACE_DC</td>
<td>I</td>
<td>Slave Snoop address valid</td>
</tr>
<tr>
<td>M_AXI_DC_ACADDR</td>
<td>M_ACE_DC</td>
<td>I</td>
<td>Slave Snoop address</td>
</tr>
<tr>
<td>M_AXI_DC_ACSNOOP</td>
<td>M_ACE_DC</td>
<td>I</td>
<td>Slave Snoop address snoop</td>
</tr>
<tr>
<td>M_AXI_DC_ACFPROT</td>
<td>M_ACE_DC</td>
<td>I</td>
<td>Slave Snoop address protection type</td>
</tr>
</tbody>
</table>
### Table 3-1: Summary of MicroBlaze Core I/O (Cont’d)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_DC_ACREADY</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Snoop ready</td>
</tr>
<tr>
<td>M_AXI_DC_CCRREADY</td>
<td>M_ACE_DC</td>
<td>I</td>
<td>Slave Snoop response ready</td>
</tr>
<tr>
<td>M_AXI_DC_CRVALID</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Snoop response valid</td>
</tr>
<tr>
<td>M_AXI_DC_CRESP</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Snoop response</td>
</tr>
<tr>
<td>M_AXI_DC_CDVALID</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Snoop data valid</td>
</tr>
<tr>
<td>M_AXI_DC_CDREADY</td>
<td>M_ACE_DC</td>
<td>I</td>
<td>Slave Snoop data ready</td>
</tr>
<tr>
<td>M_AXI_DC_CDDATA</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Snoop data</td>
</tr>
<tr>
<td>M_AXI_DC_CDLAST</td>
<td>M_ACE_DC</td>
<td>O</td>
<td>Master Snoop data last</td>
</tr>
<tr>
<td>M_AXI_IC_AWID</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write address ID</td>
</tr>
<tr>
<td>M_AXI_IC_AWADDR</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write address</td>
</tr>
<tr>
<td>M_AXI_IC_AWLEN</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Burst length</td>
</tr>
<tr>
<td>M_AXI_IC_AWSIZE</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Burst size</td>
</tr>
<tr>
<td>M_AXI_IC_AWBURST</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Burst type</td>
</tr>
<tr>
<td>M_AXI_IC_AWLOCK</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Lock type</td>
</tr>
<tr>
<td>M_AXI_IC_AWCACHE</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Cache type</td>
</tr>
<tr>
<td>M_AXI_IC_AWPROT</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Protection type</td>
</tr>
<tr>
<td>M_AXI_IC_AWQOS</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Quality of Service</td>
</tr>
<tr>
<td>M_AXI_IC_AWVALID</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write address valid</td>
</tr>
<tr>
<td>M_AXI_IC_AWREADY</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Write address ready</td>
</tr>
<tr>
<td>M_AXI_IC_AWUSER</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write address user signals</td>
</tr>
<tr>
<td>M_AXI_IC_AWDOMAIN</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Write address domain</td>
</tr>
<tr>
<td>M_AXI_IC_AWSNOOP</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Write address snoop</td>
</tr>
<tr>
<td>M_AXI_IC_AWBAR</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Write address barrier</td>
</tr>
<tr>
<td>M_AXI_IC_WDATA</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write data</td>
</tr>
<tr>
<td>M_AXI_IC_WSTRB</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write strobes</td>
</tr>
<tr>
<td>M_AXI_IC_WLAST</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write last</td>
</tr>
<tr>
<td>M_AXI_IC_WVALID</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write valid</td>
</tr>
<tr>
<td>M_AXI_IC_WREADY</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Write ready</td>
</tr>
<tr>
<td>M_AXI_IC_WUSER</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Write user signals</td>
</tr>
<tr>
<td>M_AXI_IC_BID</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Response ID</td>
</tr>
<tr>
<td>M_AXI_IC_BRESP</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Write response</td>
</tr>
<tr>
<td>M_AXI_IC_BVALID</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Write response valid</td>
</tr>
</tbody>
</table>
### Table 3-1: Summary of MicroBlaze Core I/O (Cont’d)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_IC_BREADY</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Response ready</td>
</tr>
<tr>
<td>M_AXI_IC_BUSER</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Write response user signals</td>
</tr>
<tr>
<td>M_AXI_IC_WACK</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Slave Write acknowledge</td>
</tr>
<tr>
<td>M_AXI_IC_ARID</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Read address ID</td>
</tr>
<tr>
<td>M_AXI_IC_ARADDR</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Read address</td>
</tr>
<tr>
<td>M_AXI_IC_ARLEN</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Burst length</td>
</tr>
<tr>
<td>M_AXI_IC_ARSIZE</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Burst size</td>
</tr>
<tr>
<td>M_AXI_IC_ARBURST</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Burst type</td>
</tr>
<tr>
<td>M_AXI_IC_ARLOCK</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Lock type</td>
</tr>
<tr>
<td>M_AXI_IC_ARCACHE</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Cache type</td>
</tr>
<tr>
<td>M_AXI_IC_ARPROT</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Protection type</td>
</tr>
<tr>
<td>M_AXI_IC_ARQOS</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Quality of Service</td>
</tr>
<tr>
<td>M_AXI_IC_ARVALID</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Read address valid</td>
</tr>
<tr>
<td>M_AXI_IC_ARREADY</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Read address ready</td>
</tr>
<tr>
<td>M_AXI_IC_ARUSER</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Read address user signals</td>
</tr>
<tr>
<td>M_AXI_IC_ARDOMAIN</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Read address domain</td>
</tr>
<tr>
<td>M_AXI_IC_ARSNOOP</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Read address snoop</td>
</tr>
<tr>
<td>M_AXI_IC_ARBARRIER</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Read address barrier</td>
</tr>
<tr>
<td>M_AXI_IC_RID</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Read ID tag</td>
</tr>
<tr>
<td>M_AXI_IC_RDATA</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Read data</td>
</tr>
<tr>
<td>M_AXI_IC_RRESP</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Read response</td>
</tr>
<tr>
<td>M_AXI_IC_RLAST</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Read last</td>
</tr>
<tr>
<td>M_AXI_IC_RVALID</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Read valid</td>
</tr>
<tr>
<td>M_AXI_IC_RREADY</td>
<td>M_AXI_IC</td>
<td>O</td>
<td>Master Read ready</td>
</tr>
<tr>
<td>M_AXI_IC_RUSER</td>
<td>M_AXI_IC</td>
<td>I</td>
<td>Slave Read user signals</td>
</tr>
<tr>
<td>M_AXI_IC_RACK</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Read acknowledge</td>
</tr>
<tr>
<td>M_AXI_IC_ACBVALID</td>
<td>M_ACE_IC</td>
<td>I</td>
<td>Slave Snoop address valid</td>
</tr>
<tr>
<td>M_AXI_IC_ACBADDR</td>
<td>M_ACE_IC</td>
<td>I</td>
<td>Slave Snoop address</td>
</tr>
<tr>
<td>M_AXI_IC_ACBUSNOOP</td>
<td>M_ACE_IC</td>
<td>I</td>
<td>Slave Snoop address snoop</td>
</tr>
<tr>
<td>M_AXI_IC_ACBPROT</td>
<td>M_ACE_IC</td>
<td>I</td>
<td>Slave Snoop address protection type</td>
</tr>
<tr>
<td>M_AXI_IC_ACBREADY</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Snoop ready</td>
</tr>
<tr>
<td>M_AXI_IC_CBREADY</td>
<td>M_ACE_IC</td>
<td>I</td>
<td>Slave Snoop response ready</td>
</tr>
</tbody>
</table>
### Table 3-1: Summary of MicroBlaze Core I/O (Cont'd)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_IC_CRVALID</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Snoop response valid</td>
</tr>
<tr>
<td>M_AXI_IC_CRESP</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Snoop response</td>
</tr>
<tr>
<td>M_AXI_IC_CDVALID</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Snoop data valid</td>
</tr>
<tr>
<td>M_AXI_IC_CDDATA</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Snoop data</td>
</tr>
<tr>
<td>M_AXI_IC CDDLAST</td>
<td>M_ACE_IC</td>
<td>O</td>
<td>Master Snoop data last</td>
</tr>
<tr>
<td>Data_Addr[0:N-1]</td>
<td>DLMB</td>
<td>O</td>
<td>Data interface LMB address bus, N = 32 - 64</td>
</tr>
<tr>
<td>Byte_Enable[0:3]</td>
<td>DLMB</td>
<td>O</td>
<td>Data interface LMB byte enables</td>
</tr>
<tr>
<td>Data_Write[0:31]</td>
<td>DLMB</td>
<td>O</td>
<td>Data interface LMB write data bus</td>
</tr>
<tr>
<td>D_AS</td>
<td>DLMB</td>
<td>O</td>
<td>Data interface LMB address strobe</td>
</tr>
<tr>
<td>Read_Strobe</td>
<td>DLMB</td>
<td>O</td>
<td>Data interface LMB read strobe</td>
</tr>
<tr>
<td>Write_Strobe</td>
<td>DLMB</td>
<td>O</td>
<td>Data interface LMB write strobe</td>
</tr>
<tr>
<td>Data_Read[0:31]</td>
<td>DLMB</td>
<td>I</td>
<td>Data interface LMB read data bus</td>
</tr>
<tr>
<td>DReady</td>
<td>DLMB</td>
<td>I</td>
<td>Data interface LMB data ready</td>
</tr>
<tr>
<td>DWait</td>
<td>DLMB</td>
<td>I</td>
<td>Data interface LMB data wait</td>
</tr>
<tr>
<td>DCE</td>
<td>DLMB</td>
<td>I</td>
<td>Data interface LMB correctable error</td>
</tr>
<tr>
<td>DUE</td>
<td>DLMB</td>
<td>I</td>
<td>Data interface LMB uncorrectable error</td>
</tr>
<tr>
<td>Instr_Addr[0:31]</td>
<td>ILMB</td>
<td>O</td>
<td>Instruction interface LMB address bus</td>
</tr>
<tr>
<td>I_AS</td>
<td>ILMB</td>
<td>O</td>
<td>Instruction interface LMB address strobe</td>
</tr>
<tr>
<td>IFetch</td>
<td>ILMB</td>
<td>O</td>
<td>Instruction interface LMB instruction fetch</td>
</tr>
<tr>
<td>Instr[0:31]</td>
<td>ILMB</td>
<td>I</td>
<td>Instruction interface LMB read data bus</td>
</tr>
<tr>
<td>IReady</td>
<td>ILMB</td>
<td>I</td>
<td>Instruction interface LMB data ready</td>
</tr>
<tr>
<td>IWait</td>
<td>ILMB</td>
<td>I</td>
<td>Instruction interface LMB data wait</td>
</tr>
<tr>
<td>ICE</td>
<td>ILMB</td>
<td>I</td>
<td>Instruction interface LMB correctable error</td>
</tr>
<tr>
<td>IUE</td>
<td>ILMB</td>
<td>I</td>
<td>Instruction interface LMB uncorrectable error</td>
</tr>
<tr>
<td>Mn_AXIS_TLAST</td>
<td>M0_AXIS..</td>
<td>O</td>
<td>Master interface output AXI4 channels write last</td>
</tr>
<tr>
<td>Mn_AXIS_TDATA</td>
<td>M0_AXIS..</td>
<td>O</td>
<td>Master interface output AXI4 channels write data</td>
</tr>
<tr>
<td>Mn_AXIS_TVALID</td>
<td>M0_AXIS..</td>
<td>O</td>
<td>Master interface output AXI4 channels write valid</td>
</tr>
<tr>
<td>Mn_AXIS_TREADY</td>
<td>M0_AXIS..</td>
<td>I</td>
<td>Master interface input AXI4 channels write ready</td>
</tr>
</tbody>
</table>
### Table 3-1: Summary of MicroBlaze Core I/O (Cont’d)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sn_AXIS_TLAST</td>
<td>S0_AXIS..</td>
<td>I</td>
<td>Slave interface input AXI4 channels write last</td>
</tr>
<tr>
<td>Sn_AXIS_TDATA</td>
<td>S15_AXIS</td>
<td>I</td>
<td>Slave interface input AXI4 channels write data</td>
</tr>
<tr>
<td>Sn_AXIS_TVALID</td>
<td>S0_AXIS..</td>
<td>I</td>
<td>Slave interface input AXI4 channels write valid</td>
</tr>
<tr>
<td>Sn_AXIS_TREADY</td>
<td>S15_AXIS</td>
<td>O</td>
<td>Slave interface output AXI4 channels write ready</td>
</tr>
<tr>
<td>Interrupt</td>
<td>Core</td>
<td>I</td>
<td>Interrupt. The signal is synchronized to ( \text{Clk} ) if the parameter ( \text{C_ASYNC_INTERRUPT} ) is set.</td>
</tr>
<tr>
<td>Interrupt_Address</td>
<td>Core</td>
<td>I</td>
<td>Interrupt vector address</td>
</tr>
<tr>
<td>Interrupt_Ack</td>
<td>Core</td>
<td>O</td>
<td>Interrupt acknowledge</td>
</tr>
<tr>
<td>Reset</td>
<td>Core</td>
<td>I</td>
<td>Core reset, active high. Should be held for at least 1 ( \text{Clk} ) clock cycle.</td>
</tr>
<tr>
<td>Reset_Mode[0:1]</td>
<td>Core</td>
<td>I</td>
<td>Reset mode. Sampled when Reset is active. SeeTable 3-2 for details.</td>
</tr>
<tr>
<td>Clk</td>
<td>Core</td>
<td>I</td>
<td>Clock^2</td>
</tr>
<tr>
<td>Ext_BRK</td>
<td>Core</td>
<td>I</td>
<td>Break signal from MDM</td>
</tr>
<tr>
<td>Ext_NM_BRK</td>
<td>Core</td>
<td>I</td>
<td>Non-maskable break signal from MDM</td>
</tr>
<tr>
<td>MB_Halted</td>
<td>Core</td>
<td>O</td>
<td>Pipeline is halted, either via the Debug Interface, by setting ( \text{Dbg_Stop} ), or by setting ( \text{Reset_Mode}[0:1] ) to 10.</td>
</tr>
<tr>
<td>Dbg_Stop</td>
<td>Core</td>
<td>I</td>
<td>Unconditionally force pipeline to halt as soon as possible. Rising-edge detected pulse that should be held for at least 1 ( \text{Clk} ) clock cycle. The signal only has any effect when ( \text{C_DEBUG_ENABLED} ) is greater than 0.</td>
</tr>
<tr>
<td>Dbg_Intr</td>
<td>Core</td>
<td>O</td>
<td>Debug interrupt output, set when a Performance Monitor counter overflows, available when ( \text{C_DEBUG_ENABLED} ) is set to 2 (Extended).</td>
</tr>
<tr>
<td>MB_Error</td>
<td>Core</td>
<td>O</td>
<td>Pipeline is halted due to a missed exception, when ( \text{C_FAULT_TOLERANT} ) is set to 1.</td>
</tr>
<tr>
<td>Sleep</td>
<td>Core</td>
<td>O</td>
<td>MicroBlaze is in sleep mode after executing a SLEEP instruction or by setting ( \text{Reset_Mode}[0:1] ) to 10, all external accesses are completed, and the pipeline is halted.</td>
</tr>
<tr>
<td>Hibernate</td>
<td>Core</td>
<td>O</td>
<td>MicroBlaze is in sleep mode after executing a HIBERNATE instruction, all external accesses are completed, and the pipeline is halted.</td>
</tr>
</tbody>
</table>
### Table 3-1: Summary of MicroBlaze Core I/O (Cont’d)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Interface</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Suspend</td>
<td>Core</td>
<td>O</td>
<td>MicroBlaze is in sleep mode after executing a SUSPEND instruction, all external accesses are completed, and the pipeline is halted.</td>
</tr>
<tr>
<td>Wakeup[0:1]</td>
<td>Core</td>
<td>I</td>
<td>Wake MicroBlaze from sleep mode when either or both bits are set to 1. Ignored if MicroBlaze is not in sleep mode. The signals are individually synchronized to Clk according to the parameter C_ASYNC_WAKEUP[0:1].</td>
</tr>
<tr>
<td>Dbg_Wakeup</td>
<td>Core</td>
<td>O</td>
<td>Debug request that external logic should wake MicroBlaze from sleep mode with the Wakeup signal, to allow debug access. Synchronous to Dbg_Update.</td>
</tr>
<tr>
<td>Pause</td>
<td>Core</td>
<td>I</td>
<td>When this signal is set MicroBlaze pipeline will be paused after completing all ongoing bus accesses, and the Pause_Ack signal will be set. When this signal is cleared again MicroBlaze will continue normal execution where it was paused.</td>
</tr>
<tr>
<td>Pause_Ack</td>
<td>Core</td>
<td>O</td>
<td>MicroBlaze is in pause mode after the Pause input signal has been set.</td>
</tr>
<tr>
<td>Dbg_Continue</td>
<td>Core</td>
<td>O</td>
<td>Debug request that external logic should clear the Pause signal, to allow debug access.</td>
</tr>
<tr>
<td>Non_Secure[0:3]</td>
<td>Core</td>
<td>I</td>
<td>Determines whether AXI accesses are non-secure or secure. The default value is binary 0000, setting all interfaces to be secure.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 0 = M_AXI_DP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 1 = M_AXI_IP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 2 = M_AXI_DC</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 3 = M_AXI_IC</td>
</tr>
<tr>
<td>Lockstep_...</td>
<td>Core</td>
<td>IO</td>
<td>Lockstep signals for high integrity applications. See Table 3-13 for details.</td>
</tr>
<tr>
<td>Dbg_...</td>
<td>Core</td>
<td>IO</td>
<td>Debug signals from MDM. See Table 3-15 for details.</td>
</tr>
<tr>
<td>Trace_...</td>
<td>Core</td>
<td>O</td>
<td>Trace signals for real time HW analysis. See Table 3-16 for details.</td>
</tr>
</tbody>
</table>

1. Only used with C_USE_INTERRUPT = 2, for low-latency interrupt support.
2. MicroBlaze is a synchronous design clocked with the Clk signal, except for serial hardware debug logic, which is clocked with the Dbg_Clk signal. If serial hardware debug logic is not used, there is no minimum frequency limit for Clk. However, if serial hardware debug logic is used, there are signals transferred between the two clock regions. In this case Clk must have a higher frequency than Dbg_Clk.
In general MicroBlaze signals are synchronous to the Clk input signal. However, there are some exceptions controlled by parameters as described in Table 3-3.

### Table 3-2: Effect of Reset Mode inputs

<table>
<thead>
<tr>
<th>Reset_Mode[0:1]</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>MicroBlaze starts executing at the reset vector, defined by C_BASE_VECTORS. This is the nominal default behavior.</td>
</tr>
<tr>
<td>01</td>
<td>MicroBlaze immediately enters sleep mode without performing any bus access, just as if a SLEEP instruction had been executed. The Sleep output is set to 1. When any of the Wakeup[0:1] signals is set, MicroBlaze starts executing at the reset vector, defined by C_BASE_VECTORS. This functionality can be useful in a multiprocessor configuration, allowing secondary processors to be configured without LMB memory.</td>
</tr>
<tr>
<td>10</td>
<td>If C_DEBUG_ENABLED is 0, the behavior is the same as if Reset_Mode[0:1] = 00. If C_DEBUG_ENABLED is greater than 0, MicroBlaze immediately enters debug halt without performing any bus access, and the MB_Halted output is set to 1. When execution is continued via the debug interface, MicroBlaze starts executing at the reset vector, defined by C_BASE_VECTORS.</td>
</tr>
<tr>
<td>11</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

In general MicroBlaze signals are synchronous to the Clk input signal. However, there are some exceptions controlled by parameters as described in Table 3-3.

### Table 3-3: Parameter Controlled Asynchronous Signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Parameter</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt</td>
<td>C_ASYNC_INTERRUPT</td>
<td>Tool controlled</td>
<td>Parameter set from connected signal</td>
</tr>
<tr>
<td>Reset</td>
<td>C_NUM_SYNC_FF_CLK</td>
<td>2</td>
<td>Parameter can be manually set to 0 for synchronous reset</td>
</tr>
<tr>
<td>Wakeup[0:1]</td>
<td>C_ASYNC_WAKEUP, C_NUM_SYNC_FF_CLK</td>
<td>Tool controlled 2</td>
<td>Set from connected signals Can be manually set to 0 to override tool</td>
</tr>
<tr>
<td>Dbg_Wakeup</td>
<td>C_DEBUG_INTERFACE</td>
<td>0 (serial)</td>
<td>0: Clocked by Dbg_Update 1: Clocked by DEBUG_ACLK, synchronous to Clk</td>
</tr>
</tbody>
</table>

**Sleep and Pause Functionality**

There are two distinct ways of halting MicroBlaze execution in a controlled manner:

- Software controlled by executing an MBAR instruction to enter sleep mode.
- Hardware controlled by setting the input signal Pause to pause the pipeline.

**Software Controlled**

When an MBAR instruction is executed to enter sleep mode and MicroBlaze has completed all external accesses, the pipeline is halted and either the Sleep, Hibernate or Suspend output signal is set. This indicates to external hardware that it is safe to perform actions such as stopping the clock, resetting the processor or other IP cores. Different actions can be performed depending on which output signal is set.
To wake up MicroBlaze when in sleep mode, one (or both) of the **Wakeup** input signals must be set to one. In this case MicroBlaze continues execution after the MBAR instruction.

The **Dbg_Wakeup** output signal from MicroBlaze indicates that the debugger requests a wake up. External hardware should handle this signal and wake up the processor, after performing any other necessary hardware actions such as starting the clock.

If debug wake up is used, the software must be aware that this could be the reason for waking up, and go to sleep again if no other action is required.

In the simplest case, where no additional actions are needed before waking up the processor, one of the **Wakeup** inputs can be connected to the same signal as the MicroBlaze **Interrupt** input, and the other to the MicroBlaze **Dbg_Wakeup** output. This allows MicroBlaze to wake up when an interrupt occurs, or when the debugger requests it.

To implement a software reset functionality, for example the **Suspend** output signal can be connected to a suitable reset input, to either reset the processor or the entire system.

The MBAR sleep mode instructions are summarized in Table 3-4.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Assembler Pseudo Instruction</th>
<th>Output Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>mbar 16</td>
<td>sleep</td>
<td>Sleep</td>
</tr>
<tr>
<td>mbar 8</td>
<td>hibernate</td>
<td>Hibernate</td>
</tr>
<tr>
<td>mbar 24</td>
<td>suspend</td>
<td>Suspend</td>
</tr>
</tbody>
</table>

**Table 3-4: MBAR Sleep Mode Instructions**

**Hardware Controlled**

When the **Pause** input signal is set to one and MicroBlaze has completed all external accesses, the pipeline is halted and the **Pause_Ack** output signal is set. This indicates to external hardware that it is safe to perform actions such as stopping the clock, resetting the processor or other IP cores.

To continue from pause, the input signal **Pause** must be cleared to zero. In this case MicroBlaze continues instruction execution where it was previously paused.

The **Dbg_Continue** output signal from MicroBlaze indicates that the debugger requests the processor to continue from pause. External hardware should handle this signal and clear pause after performing any other necessary hardware actions such as starting the clock.

After external hardware has set or cleared **Pause**, it is recommended to wait until **Pause_Ack** is set or cleared before **Pause** is changed again, to avoid any issues due to incorrectly detected pause acknowledge.

All signals used for hardware control (**Pause**, **Pause_Ack**, and **Dbg_Continue**) are synchronous to the MicroBlaze clock.
Chapter 3: MicroBlaze Signal Interface Description

AXI4 and ACE Interface Description

Memory Mapped Interfaces

Peripheral Interfaces

The MicroBlaze AXI4 memory mapped peripheral interfaces are implemented as 32-bit masters. Each of these interfaces only have a single outstanding transaction at any time, and all transactions are completed in order.

- The instruction peripheral interface (M_AXI_IP) only performs single word read accesses, and is always set to use the AXI4-Lite subset.

- The data peripheral interface (M_AXI_DP) performs single word accesses, and is set to use the AXI4-Lite subset as default, but is set to use AXI4 when enabling exclusive access for LWX and SWX instructions. Halfword and byte writes are performed by setting the appropriate byte strobes.

The data peripheral interface (M_AXI_DP) address width can range from 32 - 64 bits, depending on the value of the parameter C_ADDR_SIZE.

Cache Interfaces

The AXI4 memory mapped cache interfaces are implemented either as 32-bit, 128-bit, 256-bit, or 512-bit masters, depending on cache line length and data width parameters, whereas the AXI Coherency Extension (ACE) interfaces are implemented as 32-bit masters.

- With a 32-bit master, the instruction cache interface (M_AXI_IC or M_ACE_IC) performs 4 word, 8 word or 16 word burst read accesses, depending on cache line length. With 128-bit, 256-bit, or 512-bit masters, only single read accesses are performed.

With a 32-bit master, this interface can have multiple outstanding transactions, issuing up to 2 transactions or up to 5 transactions when stream cache is enabled. The stream cache can request two cache lines in advance, which means that in some cases 5 outstanding transactions can occur. In this case the number of outstanding reads is set to 8, since this must be a power of two. With 128-bit, 256-bit, or 512-bit masters, the interface only has a single outstanding transaction.

How memory locations are accessed depend on the parameter C_ICACHE_ALWAYS_USED. If the parameter is 1, the cached memory range is always accessed via the AXI4 or ACE cache interface. If the parameter is 0, the cached memory range is accessed over the AXI4 peripheral interface when the caches are software disabled (that is, MSR[ICE]=0).
• With a 32-bit master, the data cache interface (M_AXI_DC or M_ACE_DC) performs single word accesses, as well as 4 word, 8 word or 16 word burst accesses, depending on cache line length. Burst write accesses are only performed when using write-back cache with AXI4. With 128-bit, 256-bit, or 512-bit AXI4 masters, only single accesses are performed.

This interface can have multiple outstanding transactions, either issuing up to 2 transactions when reading, or up to 32 transactions when writing. MicroBlaze ensures that all outstanding writes are completed before a read is issued, since the processor must maintain an ordered memory model but AXI4 or ACE has separate read/write channels without any ordering. Using up to 32 outstanding write transactions improves performance, since it allows multiple writes to proceed without stalling the pipeline.

Word, halfword and byte writes are performed by setting the appropriate byte strobes. Exclusive accesses can be enabled for LWX and SWX instructions.

How memory locations are accessed depend on the parameter C_DCACHE_ALWAYS_USED. If the parameter is 1, the cached memory range is always accessed via the AXI4 or ACE cache interface. If the parameter is 0, the cached memory range is accessed over the AXI4 peripheral interface when the caches are software disabled (that is, MSR[DCE]=0).

**Interface Parameters and Signals**

The relationship between MicroBlaze parameter settings and AXI4 interface behavior for tool-assigned parameters is summarized in Table 3-5.

**Table 3-5: AXI Memory Mapped Interface Parameters**

<table>
<thead>
<tr>
<th>Interface</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_DP</td>
<td>C_M_AXI_DP_PROTOCOL</td>
<td>AXI4-Lite: Default. AXI4: Used to allow exclusive access when C_M_AXI_DP_EXCLUSIVE_ACCESS is 1.</td>
</tr>
<tr>
<td>M_AXI_IC</td>
<td>C_M_AXI_IC_DATA_WIDTH</td>
<td>32: Default, single word accesses and burst accesses with C_ICACHE_LINE_LEN word busts used with AXI4 and ACE.</td>
</tr>
<tr>
<td>M_ACE_IC</td>
<td>C_M_AXI_IC_DATA_WIDTH</td>
<td>128: Used when C_ICACHE_DATA_WIDTH is set to 1 and C_ICACHE_LINE_LEN is set to 4 with AXI4. Only single accesses can occur.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>256: Used when C_ICACHE_DATA_WIDTH is set to 1 and C_ICACHE_LINE_LEN is set to 8 with AXI4. Only single accesses can occur.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>512: Used when C_ICACHE_DATA_WIDTH is set to 2, or when it is set to 1 and C_ICACHE_LINE_LEN is set to 16 with AXI4. Only single accesses can occur.</td>
</tr>
</tbody>
</table>
### Table 3-5: AXI Memory Mapped Interface Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Interface</th>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_DC</td>
<td>C_M_AXI_DC_DATA_WIDTH</td>
<td>32: Default, single word accesses and burst accesses with C_DCACHE_LINE_LEN word busts used with AXI4 and ACE. Write bursts are only used with AXI4 when C_DCACHE_USE_WRITEBACK is set to 1. 128: Used when C_DCACHE_DATA_WIDTH is set to 1 and C_DCACHE_LINE_LEN is set to 4 with AXI4. Only single accesses can occur. 256: Used when C_DCACHE_DATA_WIDTH is set to 1 and C_DCACHE_LINE_LEN is set to 8 with AXI4. Only single accesses can occur. 512: Used when C_DCACHE_DATA_WIDTH is set to 2, or when it is set to 1 and C_DCACHE_LINE_LEN is set to 16 with AXI4. Only single accesses can occur.</td>
</tr>
<tr>
<td>M_ACE_DC</td>
<td>NUM_READ_OUTSTANDING</td>
<td>1: Default for 128-bit, 256-bit and 512-bit masters, a single outstanding read. 2: Default for 32-bit masters, 2 simultaneous outstanding reads. 8: Used for 32-bit masters when C_ICACHE_STREAMS is set to 1, allowing 8 simultaneous outstanding reads. Can be set to 1, 2, or 8.</td>
</tr>
<tr>
<td>M_AXI_DC</td>
<td>NUM_READ_OUTSTANDING</td>
<td>1: Default for 128-bit, 256-bit and 512-bit masters, a single outstanding read. 2: Default for 32-bit masters, 2 simultaneous outstanding reads. Can be set to 1 or 2.</td>
</tr>
<tr>
<td>M_ACE_DC</td>
<td>NUM_WRITE_OUTSTANDING</td>
<td>32: Default, 32 simultaneous outstanding writes. Can be set to 1, 2, 4, 8, 16, or 32.</td>
</tr>
</tbody>
</table>
Values for access permissions, memory types, quality of service and shareability domain are defined in Table 3-6.

<table>
<thead>
<tr>
<th>Interface</th>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
</table>
| M_AXI_IP  | C_M_AXI_IP_ARPROT | Access Permission:  
  • Unprivileged, secure instruction access (100) if input signal Non_Secure[1] = 0  
  • Unprivileged, non-secure instruction access (110) if input signal Non_Secure[1] = 1 |
| M_AXI_DP  | C_M_AXI_DP_ARCACHE, C_M_AXI_DP_AWCACHE | Memory Type, AXI4 protocol:  
  • Normal Non-cacheable Bufferable (0011) |
|           | C_M_AXI_DP_ARPROT, C_M_AXI_DP_AWPROT | Access Permission, AXI4 and AXI4-Lite protocol:  
  • Unprivileged, secure data access (000) if input signal Non_Secure[0] = 0  
  • Unprivileged, non-secure data access (010) if input signal Non_Secure[0] = 1 |
|           | C_M_AXI_DP_ARQOS, C_M_AXI_DP_AWQOS | Quality of Service, AXI4 protocol:  
  • Priority 8 (1000) |
| M_AXI_IC  | C_M_AXI_IC_ARCACHE | Memory Type:  
  • Write-back Read and Write-allocate (1111) |
| M_ACE_IC  | C_M_AXI_IC_ARCACHE | Memory Type, normal access:  
  • Write-back Read and Write-allocate (1111)  
  Memory Type, DVM access:  
  • Normal Non-cacheable Non-bufferable (0010) |
|           | C_M_AXI_IC_ARDOMAIN | Shareability Domain:  
  • Inner shareable (01) |
| M_AXI_IC  | C_M_AXI_IC_ARPROT | Access Permission:  
  • Unprivileged, secure instruction access (100) if input signal Non_Secure[3] = 0  
  • Unprivileged, non-secure instruction access (110) if input signal Non_Secure[3] = 1 |
| M_ACE_IC  | C_M_AXI_IC_ARQOS | Quality of Service:  
  • Priority 7 (0111) |
| M_AXI_DC  | C_M_AXI_DC_ARCACHE | Memory Type, normal access:  
  • Write-back Read and Write-allocate (1111)  
  Memory Type, exclusive access:  
  • Normal Non-cacheable Non-bufferable (0010) |
| M_ACE_DC  | C_M_AXI_DC_ARCACHE | Memory Type, normal and exclusive access:  
  • Write-back Read and Write-allocate (1111)  
  Memory Type, DVM access:  
  • Normal Non-cacheable Non-bufferable (0010) |
|           | C_M_AXI_DC_ARDOMAIN, C_M_AXI_DC_AWDOMAIN | Shareability Domain:  
  • Inner shareable (01) |
Chapter 3: MicroBlaze Signal Interface Description

The data cache interface (M_AXI_DC or M_ACE_DC) address width can range from 32 - 64 bits, depending on the value of the parameter \( C_{ \text{ADDR}_{-} \text{SIZE}} \).

Please refer to the *AMBA AXI and ACE Protocol Specification* (ARM IHI 0022E) document for details.

### Stream Interfaces

The MicroBlaze AXI4-Stream interfaces (M0_AXIS..M15_AXIS, S0_AXIS..S15_AXIS) are implemented as 32-bit masters and slaves. Please refer to the *AMBA 4 AXI4-Stream Protocol Specification, Version 1.0* (ARM IHI 0051A) document for further details.

#### Write Operation

A write to the stream interface is performed by MicroBlaze using one of the put or putd instructions. A write operation transfers the register contents to an output AXI4 interface. The transfer is completed in a single clock cycle for blocking mode writes (put and cput instructions) as long as the interface is not busy. If the interface is busy, the processor stalls until it becomes available. The non-blocking instructions (with prefix n), always complete in a single clock cycle even if the interface is busy. If the interface was busy, the write is inhibited and the carry bit is set in the MSR.

The control instructions (with prefix c) set the AXI4-Stream TLAST output, to ‘1’, which is used to indicate the boundary of a packet.

#### Read Operation

A read from the stream interface is performed by MicroBlaze using one of the get or getd instructions. A read operations transfers the contents of an input AXI4 interface to a general purpose register. The transfer is typically completed in 2 clock cycles for blocking mode.
reads as long as data is available. If data is not available, the processor stalls at this instruction until it becomes available. In the non-blocking mode (instructions with prefix n), the transfer is completed in one or two clock cycles irrespective of whether or not data was available. In case data was not available, the transfer of data does not take place and the carry bit is set in the MSR.

The data get instructions (without prefix c) expect the AXI4-Stream TLAST input to be cleared to ‘0’, otherwise the instructions will set MSR[FSL] to ‘1’. Conversely, the control get instructions (with prefix c) expect the TLAST input to be set to ‘1’, otherwise the instructions will set MSR[FSL] to ‘1’. This can be used to check for the boundary of a packet.
Local Memory Bus (LMB) Interface Description

The LMB is a synchronous bus used primarily to access on-chip block RAM. It uses a minimum number of control signals and a simple protocol to ensure that local block RAM are accessed in a single clock cycle. LMB signals and definitions are shown in the following table. All LMB signals are active high.

### LMB Signal Interface

<table>
<thead>
<tr>
<th>Signal</th>
<th>Data Interface</th>
<th>Instruction Interface</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte_Enable[0:3]</td>
<td>Byte_Enable[0:3]</td>
<td><em>not used</em></td>
<td>O</td>
<td>Byte enables</td>
</tr>
<tr>
<td>Data_Write[0:3]</td>
<td>Data_Write[0:3]</td>
<td><em>not used</em></td>
<td>O</td>
<td>Write data bus</td>
</tr>
<tr>
<td>AS</td>
<td>D_AS</td>
<td>I_AS</td>
<td>O</td>
<td>Address strobe</td>
</tr>
<tr>
<td>Read_Strobe</td>
<td>Read_Strobe</td>
<td>IFetch</td>
<td>O</td>
<td>Read in progress</td>
</tr>
<tr>
<td>Write_Strobe</td>
<td>Write_Strobe</td>
<td><em>not used</em></td>
<td>O</td>
<td>Write in progress</td>
</tr>
<tr>
<td>Data_Read[0:31]</td>
<td>Data_Read[0:31]</td>
<td>Instr[0:31]</td>
<td>I</td>
<td>Read data bus</td>
</tr>
<tr>
<td>Ready</td>
<td>DReady</td>
<td>IReady</td>
<td>I</td>
<td>Ready for next transfer</td>
</tr>
<tr>
<td>Wait²</td>
<td>DWait</td>
<td>IWait</td>
<td>I</td>
<td>Wait until accepted transfer is ready</td>
</tr>
<tr>
<td>CE²</td>
<td>DCE</td>
<td>ICE</td>
<td>I</td>
<td>Correctable error</td>
</tr>
<tr>
<td>UE²</td>
<td>DUE</td>
<td>IUE</td>
<td>I</td>
<td>Uncorrectable error</td>
</tr>
<tr>
<td>Clk</td>
<td>Clk</td>
<td>Clk</td>
<td>I</td>
<td>Bus clock</td>
</tr>
</tbody>
</table>

1. N = 32 - 64, set according to parameter C_ADDR_SIZE added in MicroBlaze v9.6.
2. Added in LMB for MicroBlaze v8.00

### Addr[0:N-1]

The address bus is an output from the core and indicates the memory address that is being accessed by the current transfer. It is valid only when AS is high. In multicycle accesses (accesses requiring more than one clock cycle to complete), Addr[0:N-1] is valid only in the first clock cycle of the transfer.

### Byte_Enable[0:3]

The byte enable signals are outputs from the core and indicate which byte lanes of the data bus contain valid data. Byte_Enable[0:3] is valid only when AS is high. In multicycle accesses (accesses requiring more than one clock cycle to complete), Byte_Enable[0:3]
is valid only in the first clock cycle of the transfer. Valid values for Byte_Enable[0:3] are shown in the following table:

Table 3-8: Valid Values for Byte_Enable[0:3]

<table>
<thead>
<tr>
<th>Byte_Enable[0:3]</th>
<th>Byte Lanes Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001</td>
<td></td>
</tr>
<tr>
<td>0010</td>
<td></td>
</tr>
<tr>
<td>0100</td>
<td></td>
</tr>
<tr>
<td>1000</td>
<td>•</td>
</tr>
<tr>
<td>0011</td>
<td></td>
</tr>
<tr>
<td>1100</td>
<td>•</td>
</tr>
<tr>
<td>1111</td>
<td>•</td>
</tr>
</tbody>
</table>

Data_Write[0:31]

The write data bus is an output from the core and contains the data that is written to memory. It is valid only when AS is high. Only the byte lanes specified by Byte_Enable[0:3] contain valid data.

AS

The address strobe is an output from the core and indicates the start of a transfer and qualifies the address bus and the byte enables. It is high only in the first clock cycle of the transfer, after which it goes low and remains low until the start of the next transfer.

Read_Strobe

The read strobe is an output from the core and indicates that a read transfer is in progress. This signal goes high in the first clock cycle of the transfer, and may remain high until the clock cycle after Ready is sampled high. If a new read transfer is directly started in the next clock cycle, then Read_Strobe remains high.

Write_Strobe

The write strobe is an output from the core and indicates that a write transfer is in progress. This signal goes high in the first clock cycle of the transfer, and may remain high until the clock cycle after Ready is sampled high. If a new write transfer is directly started in the next clock cycle, then Write_Strobe remains high.
**Data_Read[0:31]**

The read data bus is an input to the core and contains data read from memory. Data_Read is valid on the rising edge of the clock when Ready is high.

**Ready**

The Ready signal is an input to the core and indicates completion of the current transfer and that the next transfer can begin in the following clock cycle. It is sampled on the rising edge of the clock. For reads, this signal indicates the Data_Read[0:31] bus is valid, and for writes it indicates that the Data_Write[0:31] bus has been written to local memory.

**Wait**

The Wait signal is an input to the core and indicates that the current transfer has been accepted, but not yet completed. It is sampled on the rising edge of the clock.

**CE**

The CE signal is an input to the core and indicates that the current transfer had a correctable error. It is valid on the rising edge of the clock when Ready is high. For reads, this signal indicates that an error has been corrected on the Data_Read[0:31] bus, and for byte and halfword writes it indicates that the corresponding data word in local memory has been corrected before writing the new data.

**UE**

The UE signal is an input to the core and indicates that the current transfer had an uncorrectable error. It is valid on the rising edge of the clock when Ready is high. For reads, this signal indicates that the value of the Data_Read[0:31] bus is erroneous, and for byte and halfword writes it indicates that the corresponding data word in local memory was erroneous before writing the new data.

**Clk**

All operations on the LMB are synchronous to the MicroBlaze core clock.
LMB Transactions

The following diagrams provide examples of LMB bus operations.

**Generic Write Operations**

![Figure 3-2: LMB Generic Write Operation, 0 Wait States](image1)

![Figure 3-3: LMB Generic Write Operation, N Wait States](image2)
Chapter 3: MicroBlaze Signal Interface Description

Generic Read Operations

Figure 3-4: LMB Generic Read Operation, 0 Wait States

Figure 3-5: LMB Generic Read Operation, N Wait States
Chapter 3: MicroBlaze Signal Interface Description

### Back-to-Back Write Operation

![Back-to-Back Write Operation Diagram](image)

**Figure 3-6:** LMB Back-to-Back Write Operation

### Back-to-Back Read Operation

![Back-to-Back Read Operation Diagram](image)

**Figure 3-7:** LMB Back-to-Back Read Operation
**Chapter 3: MicroBlaze Signal Interface Description**

Back-to-Back Mixed Write/Read Operation

**Figure 3-8:** Back-to-Back Mixed Write/Read Operation, 0 Wait States

**Figure 3-9:** Back-to-Back Mixed Write/Read Operation, N Wait States
Read and Write Data Steering

The MicroBlaze data-side bus interface performs the read steering and write steering required to support the following transfers:

- byte, halfword, and word transfers to word devices
- byte and halfword transfers to halfword devices
- byte transfers to byte devices

MicroBlaze does not support transfers that are larger than the addressed device. These types of transfers require dynamic bus sizing and conversion cycles that are not supported by the MicroBlaze bus interface. Data steering for read cycles are shown in Table 3-9 and Table 3-10, and data steering for write cycles are shown in Table 3-11 and Table 3-12.

Big endian format is only available when using the MMU in virtual or protected mode (C_USE_MMU > 1) or when reorder instructions are enabled (C_USE_REORDER_INSTR = 1).

**Table 3-9: Big Endian Read Data Steering (Load to Register rD)**

<table>
<thead>
<tr>
<th>Address [30:31]</th>
<th>Byte_Enable [0:3]</th>
<th>Transfer Size</th>
<th>Register rD Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>0001</td>
<td>byte</td>
<td>Byte3</td>
</tr>
<tr>
<td>10</td>
<td>0010</td>
<td>byte</td>
<td>Byte2</td>
</tr>
<tr>
<td>01</td>
<td>0100</td>
<td>byte</td>
<td>Byte1</td>
</tr>
<tr>
<td>00</td>
<td>1000</td>
<td>byte</td>
<td>Byte0</td>
</tr>
<tr>
<td>10</td>
<td>0011</td>
<td>halfword</td>
<td>Byte2</td>
</tr>
<tr>
<td>00</td>
<td>1100</td>
<td>halfword</td>
<td>Byte0</td>
</tr>
<tr>
<td>00</td>
<td>1111</td>
<td>word</td>
<td>Byte0 Byte1 Byte2 Byte3</td>
</tr>
</tbody>
</table>

**Table 3-10: Little Endian Read Data Steering (Load to Register rD)**

<table>
<thead>
<tr>
<th>Address [30:31]</th>
<th>Byte_Enable [0:3]</th>
<th>Transfer Size</th>
<th>Register rD Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>1000</td>
<td>byte</td>
<td>Byte0</td>
</tr>
<tr>
<td>10</td>
<td>0100</td>
<td>byte</td>
<td>Byte1</td>
</tr>
<tr>
<td>01</td>
<td>0010</td>
<td>byte</td>
<td>Byte2</td>
</tr>
<tr>
<td>00</td>
<td>0001</td>
<td>byte</td>
<td>Byte3</td>
</tr>
<tr>
<td>10</td>
<td>1100</td>
<td>halfword</td>
<td>Byte0</td>
</tr>
<tr>
<td>00</td>
<td>0011</td>
<td>halfword</td>
<td>Byte2</td>
</tr>
<tr>
<td>00</td>
<td>1111</td>
<td>word</td>
<td>Byte0 Byte1 Byte2 Byte3</td>
</tr>
</tbody>
</table>
Chapter 3: MicroBlaze Signal Interface Description

Note: Other masters may have more restrictive requirements for byte lane placement than those allowed by MicroBlaze. Slave devices are typically attached “left-justified” with byte devices attached to the most-significant byte lane, and halfword devices attached to the most significant halfword lane. The MicroBlaze steering logic fully supports this attachment method.

<table>
<thead>
<tr>
<th>Address [30:31]</th>
<th>Byte_Enable [0:3]</th>
<th>Transfer Size</th>
<th>Write Data Bus Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>0001</td>
<td>byte</td>
<td>rD[24:31]</td>
</tr>
<tr>
<td>10</td>
<td>0010</td>
<td>byte</td>
<td>rD[24:31]</td>
</tr>
<tr>
<td>01</td>
<td>0100</td>
<td>byte</td>
<td>rD[24:31]</td>
</tr>
<tr>
<td>00</td>
<td>1000</td>
<td>byte</td>
<td>rD[24:31]</td>
</tr>
<tr>
<td>10</td>
<td>0011</td>
<td>halfword</td>
<td>rD[16:23] rD[24:31]</td>
</tr>
<tr>
<td>00</td>
<td>1100</td>
<td>halfword</td>
<td>rD[16:23] rD[24:31]</td>
</tr>
</tbody>
</table>

Table 3-11: Big Endian Write Data Steering (Store from Register rD)

<table>
<thead>
<tr>
<th>Address [30:31]</th>
<th>Byte_Enable [0:3]</th>
<th>Transfer Size</th>
<th>Write Data Bus Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>1000</td>
<td>byte</td>
<td>rD[24:31]</td>
</tr>
<tr>
<td>10</td>
<td>0100</td>
<td>byte</td>
<td>rD[24:31]</td>
</tr>
<tr>
<td>01</td>
<td>0010</td>
<td>byte</td>
<td>rD[24:31]</td>
</tr>
<tr>
<td>00</td>
<td>0001</td>
<td>byte</td>
<td>rD[24:31]</td>
</tr>
<tr>
<td>10</td>
<td>1100</td>
<td>halfword</td>
<td>rD[16:23] rD[24:31]</td>
</tr>
<tr>
<td>00</td>
<td>0011</td>
<td>halfword</td>
<td>rD[16:23] rD[24:31]</td>
</tr>
</tbody>
</table>

Table 3-12: Little Endian Write Data Steering (Store from Register rD)

Note: Other masters may have more restrictive requirements for byte lane placement than those allowed by MicroBlaze. Slave devices are typically attached “left-justified” with byte devices attached to the most-significant byte lane, and halfword devices attached to the most significant halfword lane. The MicroBlaze steering logic fully supports this attachment method.
Chapter 3: MicroBlaze Signal Interface Description

Lockstep Interface Description

The lockstep interface on MicroBlaze is designed to connect a master and one or more slave MicroBlaze instances. The lockstep signals on MicroBlaze are listed in Table 3-13.

Table 3-13: MicroBlaze Lockstep Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Description</th>
<th>VHDL Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lockstep_Master_Out</td>
<td>Output with signals going from master to slave MicroBlaze. Not connected on slaves.</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Lockstep_Slave_In</td>
<td>Input with signals coming from master to slave MicroBlaze. Not connected on master.</td>
<td>std_logic</td>
<td>input</td>
</tr>
<tr>
<td>Lockstep_Out</td>
<td>Output with all comparison signals from both master and slaves.</td>
<td>std_logic</td>
<td>output</td>
</tr>
</tbody>
</table>

The comparison signals provided by Lockstep_Out are listed in Table 3-14.

Table 3-14: MicroBlaze Lockstep Comparison Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Bus Index Range</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>MB_Halted</td>
<td>0</td>
<td>std_logic</td>
</tr>
<tr>
<td>MB_Error</td>
<td>1</td>
<td>std_logic</td>
</tr>
<tr>
<td>IFetch</td>
<td>2</td>
<td>std_logic</td>
</tr>
<tr>
<td>I_AS</td>
<td>3</td>
<td>std_logic</td>
</tr>
<tr>
<td>Instr.Addr</td>
<td>4 to 35</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Data.Addr</td>
<td>68 to 131</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Data.Write</td>
<td>132 to 163</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>D_AS</td>
<td>196</td>
<td>std_logic</td>
</tr>
<tr>
<td>Read.Strobe</td>
<td>197</td>
<td>std_logic</td>
</tr>
<tr>
<td>Write.Strobe</td>
<td>198</td>
<td>std_logic</td>
</tr>
<tr>
<td>Byte_Enable</td>
<td>199 to 202</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_AWID</td>
<td>207</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_AWADDR</td>
<td>208 to 239</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_AWLEN</td>
<td>272 to 279</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_AWSIZE</td>
<td>280 to 282</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_AWBURST</td>
<td>283 to 284</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_AWLOCK</td>
<td>285</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_AWCACHE</td>
<td>286 to 289</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_AWPRT</td>
<td>290 to 292</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_AWQOS</td>
<td>293 to 296</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_AWVALID</td>
<td>297</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_WDATA</td>
<td>298 to 329</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_WSTRB</td>
<td>362 to 365</td>
<td>std_logic_vector</td>
</tr>
</tbody>
</table>
### Table 3-14: MicroBlaze Lockstep Comparison Signals (Cont’d)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Bus Index Range</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_IP_WLAST</td>
<td>370</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_WVALID</td>
<td>371</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_BREADY</td>
<td>372</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_ARID</td>
<td>373</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_ARADDR</td>
<td>374 to 405</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_ARLEN</td>
<td>438 to 445</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_ARSIZE</td>
<td>446 to 448</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_ARBURST</td>
<td>449 to 450</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_ARLOCK</td>
<td>451</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_ARCACHE</td>
<td>452 to 455</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_ARPROT</td>
<td>456 to 458</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_ARQOS</td>
<td>459 to 462</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IP_ARVALID</td>
<td>463</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IP_RREADY</td>
<td>464</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_AWID</td>
<td>465</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_AWADDR</td>
<td>466 to 529</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_AWLEN</td>
<td>530 to 537</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_AWSIZE</td>
<td>538 to 540</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_AWBURST</td>
<td>541 to 542</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_AWLOCK</td>
<td>543</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_AWCACHE</td>
<td>544 to 547</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_AWPROT</td>
<td>548 to 550</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_AWQOS</td>
<td>551 to 554</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_AWVALID</td>
<td>555</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_WDATA</td>
<td>556 to 587</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_WSTRB</td>
<td>620 to 623</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_WLAST</td>
<td>628</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_WVALID</td>
<td>629</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_BREADY</td>
<td>630</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_ARID</td>
<td>631</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_ARADDR</td>
<td>632 to 695</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_ARLEN</td>
<td>696 to 703</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_ARSIZE</td>
<td>704 to 706</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_ARBURST</td>
<td>707 to 708</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_ARLOCK</td>
<td>709</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DP_ARCACHE</td>
<td>710 to 713</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_ARPROT</td>
<td>714 to 716</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_ARQOS</td>
<td>717 to 720</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DP_ARVALID</td>
<td>721</td>
<td>std_logic</td>
</tr>
</tbody>
</table>
### MicroBlaze Lockstep Comparison Signals (Cont’d)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Bus Index Range</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_DP_RREADY</td>
<td>722</td>
<td>std_logic</td>
</tr>
<tr>
<td>Mn_AXIS_TLAST</td>
<td>723 + n * 35</td>
<td>std_logic</td>
</tr>
<tr>
<td>Mn_AXIS_TDATA</td>
<td>758 + n * 35 to 789 + n * 35</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Mn_AXIS_TVALID</td>
<td>790 + n * 35</td>
<td>std_logic</td>
</tr>
<tr>
<td>Sn_AXIS_TREADY</td>
<td>791 + n * 35</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_AWID</td>
<td>1283</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_AWADDR</td>
<td>1284 to 1315</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWLEN</td>
<td>1348 to 1355</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWSIZE</td>
<td>1356 to 1358</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWBURST</td>
<td>1359 to 1360</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWLOCK</td>
<td>1361</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_AWCACHE</td>
<td>1362 to 1365</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWPROT</td>
<td>1366 to 1368</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWQOS</td>
<td>1369 to 1372</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWVALID</td>
<td>1373</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_AWUSER</td>
<td>1374 to 1378</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWDOMAIN</td>
<td>1379 to 1380</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWSNOOP</td>
<td>1381 to 1383</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_AWBAR</td>
<td>1384 to 1385</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_WDATA</td>
<td>1386 to 1389</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_WSTRB</td>
<td>1898 to 1961</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_WLAST</td>
<td>1962</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_WVALID</td>
<td>1963</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_WUSER</td>
<td>1964</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_BREADY</td>
<td>1965</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_WACK</td>
<td>1966</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_ARID</td>
<td>1967</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARADDR</td>
<td>1968 to 1999</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARLEN</td>
<td>2032 to 2039</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARSIZE</td>
<td>2040 to 2042</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARBURST</td>
<td>2043 to 2044</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARLOCK</td>
<td>2045</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_ARCACHE</td>
<td>2046 to 2049</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARPROT</td>
<td>2050 to 2052</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARQOS</td>
<td>2053 to 2056</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARVALID</td>
<td>2057</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_ARUSER</td>
<td>2058 to 2062</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARDOMAIN</td>
<td>2063 to 2064</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARSNOOP</td>
<td>2065 to 2068</td>
<td>std_logic_vector</td>
</tr>
</tbody>
</table>
### MicroBlaze Lockstep Comparison Signals (Cont’d)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Bus Index Range</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_IC_ARBAR¹</td>
<td>2069 to 2070</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_ARREADY</td>
<td>2071</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_RACK¹</td>
<td>2072</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_ACREADY¹</td>
<td>2073</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_CVALID¹</td>
<td>2074</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_CRRESP¹</td>
<td>2075 to 2079</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_IC_CDVALID¹</td>
<td>2080</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_IC_CDLAST¹</td>
<td>2081</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_AWID</td>
<td>2082</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_AWADDR</td>
<td>2083 to 2146</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWLEN</td>
<td>2147 to 2154</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWSIZE</td>
<td>2155 to 2157</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWBURST</td>
<td>2158 to 2159</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWLOCK</td>
<td>2160</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_AWCACHE</td>
<td>2161 to 2164</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWPROT</td>
<td>2165 to 2167</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWQOS</td>
<td>2168 to 2171</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWVALID</td>
<td>2172</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_AWUSER</td>
<td>2172 to 2176</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWDOMAIN¹</td>
<td>2177 to 2178</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWSNOOP¹</td>
<td>2179 to 2182</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_AWBAR¹</td>
<td>2183 to 2184</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_WDATA</td>
<td>2185 to 2696</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_WSTRB¹</td>
<td>2697 to 2760</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_WLAST</td>
<td>2761</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_WVALID</td>
<td>2762</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_WUSER</td>
<td>2863</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_BREADY</td>
<td>2764</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_WACK¹</td>
<td>2765</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_ARID</td>
<td>2766</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_ARADDR</td>
<td>2767 to 2830</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARLEN</td>
<td>2831 to 2838</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARSIZE</td>
<td>2839 to 2841</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARBURST</td>
<td>2842 to 2843</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARLOCK</td>
<td>2844</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_ARCACHE</td>
<td>2845 to 2848</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARPROT</td>
<td>2849 to 2851</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARQOS</td>
<td>2852 to 2855</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARVALID</td>
<td>2856</td>
<td>std_logic</td>
</tr>
</tbody>
</table>
### Table 3-14: MicroBlaze Lockstep Comparison Signals (Cont’d)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Bus Index Range</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>M_AXI_DC_ARUSER</td>
<td>2857 to 2861</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARDのでん</td>
<td>2862 to 2863</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARSnoop</td>
<td>2864 to 2867</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_ARBのでん</td>
<td>2868 to 2869</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_Rのでん</td>
<td>2870</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_RACK</td>
<td>2871</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_ACREのでん</td>
<td>2872</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_CRのでん</td>
<td>2873</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_CCRのでん</td>
<td>2874 to 2878</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>M_AXI_DC_CCDのでん</td>
<td>2879</td>
<td>std_logic</td>
</tr>
<tr>
<td>M_AXI_DC_CDLなので</td>
<td>2880</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_Instruction</td>
<td>2881 to 2912</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_Valid_Instr</td>
<td>2913</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_PC</td>
<td>2914 to 2945</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_Reg_Write</td>
<td>2978</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_Reg_Addr</td>
<td>2979 to 2983</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_MSR_Reg</td>
<td>2984 to 2998</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_PID_Reg</td>
<td>2999 to 3006</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_New_Reg_Value</td>
<td>3007 to 3038</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_Exception_Taken</td>
<td>3071</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_Exception_Kind</td>
<td>3072 to 3076</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_Jump_Taken</td>
<td>3077</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_Delay_Slot</td>
<td>3078</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_Data_Address</td>
<td>3079 to 3142</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_Data_Write_Value</td>
<td>3143 to 3174</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_Data.Byte_Enable</td>
<td>3207 to 3210</td>
<td>std_logic_vector</td>
</tr>
<tr>
<td>Trace_Data_Access</td>
<td>3215</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_Data_Read</td>
<td>3216</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_Data_Write</td>
<td>3217</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_DCcache_Req</td>
<td>3218</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_DCcache.Hit</td>
<td>3219</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_DCcache.Rdy</td>
<td>3220</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_DCcache.Read</td>
<td>3221</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_ICache_Req</td>
<td>3222</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_ICache.Hit</td>
<td>3223</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_ICache.Rdy</td>
<td>3224</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_OF_PipeRun</td>
<td>3225</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_EX_PipeRun</td>
<td>3226</td>
<td>std_logic</td>
</tr>
<tr>
<td>Trace_MEM_PipeRun</td>
<td>3227</td>
<td>std_logic</td>
</tr>
</tbody>
</table>
Chapter 3: MicroBlaze Signal Interface Description

Debug Interface Description

The debug interface on MicroBlaze is designed to work with the Xilinx Microprocessor Debug Module (MDM) IP core. The MDM is controlled by the Xilinx System Debugger (XSDB) through the JTAG port of the FPGA. The MDM can control multiple MicroBlaze processors at the same time. The debug signals are grouped in the DEBUG bus.

The debug interface can be grouped in the DEBUG bus, using either JTAG serial signals (by setting C_DEBUG_INTERFACE = 0) or the AXI4-Lite compatible parallel signals (by setting C_DEBUG_INTERFACE = 1). The MDM configuration must also be set accordingly.

It is also possible to use only AXI4-Lite parallel signals (C_DEBUG_INTERFACE = 2) grouped in an AXI4 bus, in case the MDM is not used. However, this configuration is not supported by the tools.

The debug signals on MicroBlaze are listed in Table 3-15.

Table 3-15: MicroBlaze Debug Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Description</th>
<th>VHDL Type</th>
<th>Kind</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dbg_Clk</td>
<td>JTAG clock from MDM</td>
<td>std_logic</td>
<td>serial in</td>
</tr>
<tr>
<td>Dbg_TDI</td>
<td>JTAG TDI from MDM</td>
<td>std_logic</td>
<td>serial in</td>
</tr>
<tr>
<td>Dbg_TDO</td>
<td>JTAG TDO to MDM</td>
<td>std_logic</td>
<td>serial out</td>
</tr>
<tr>
<td>Dbg_Reg_En</td>
<td>Debug register enable from MDM</td>
<td>std_logic_vector</td>
<td>serial in</td>
</tr>
<tr>
<td>Dbg_Shift</td>
<td>JTAG BSCAN shift signal from MDM</td>
<td>std_logic</td>
<td>serial in</td>
</tr>
<tr>
<td>Dbg_Capture</td>
<td>JTAG BSCAN capture signal from MDM</td>
<td>std_logic</td>
<td>serial in</td>
</tr>
<tr>
<td>Dbg_Update</td>
<td>JTAG BSCAN update signal from MDM</td>
<td>std_logic</td>
<td>serial in</td>
</tr>
<tr>
<td>Debug_Rst</td>
<td>Reset signal from MDM, active high. Should be held for at least 1 Clk clock cycle.</td>
<td>std_logic</td>
<td>input</td>
</tr>
<tr>
<td>Dbg_Trig_In</td>
<td>Cross trigger event input to MDM</td>
<td>std_logic_vector</td>
<td>output</td>
</tr>
<tr>
<td>Dbg_Trig_Ack_In</td>
<td>Cross trigger event input acknowledge from MDM</td>
<td>std_logic_vector</td>
<td>input</td>
</tr>
<tr>
<td>Dbg_Trig_Out</td>
<td>Cross trigger action output from MDM</td>
<td>std_logic_vector</td>
<td>input</td>
</tr>
<tr>
<td>Dbg_Trig_Ack_Out</td>
<td>Cross trigger action output acknowledge to MDM</td>
<td>std_logic_vector</td>
<td>output</td>
</tr>
</tbody>
</table>

1. This signal is only used when C_INTERCONNECT = 3 (ACE).
## Table 3-15: MicroBlaze Debug Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Description</th>
<th>VHDL Type</th>
<th>Kind</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dbg_Trace_Data^3</td>
<td>External Program Trace data output to MDM</td>
<td>std_logic_vector</td>
<td>output</td>
</tr>
<tr>
<td>Dbg_Trace_Valid^3</td>
<td>External Program Trace valid to MDM</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Dbg_Trace_Ready^3</td>
<td>External Program Trace ready from MDM</td>
<td>std_logic</td>
<td>input</td>
</tr>
<tr>
<td>Dbg_Trace_CLK^3</td>
<td>External Program Trace clock from MDM</td>
<td>std_logic</td>
<td>input</td>
</tr>
<tr>
<td>Dbg_ARADDR^4</td>
<td>Read address from MDM</td>
<td>std_logic_vector</td>
<td>parallel in</td>
</tr>
<tr>
<td>Dbg_ARREADY^4</td>
<td>Read address ready to MDM</td>
<td>std_logic</td>
<td>parallel out</td>
</tr>
<tr>
<td>Dbg_ARVALID^4</td>
<td>Read address valid from MDM</td>
<td>std_logic</td>
<td>parallel in</td>
</tr>
<tr>
<td>Dbg_AWADDR^4</td>
<td>Write address from MDM</td>
<td>std_logic_vector</td>
<td>parallel in</td>
</tr>
<tr>
<td>Dbg_AWREADY^4</td>
<td>Write address ready to MDM</td>
<td>std_logic</td>
<td>parallel out</td>
</tr>
<tr>
<td>Dbg_AWVALID^4</td>
<td>Write address valid from MDM</td>
<td>std_logic</td>
<td>parallel in</td>
</tr>
<tr>
<td>Dbg_BREADY^4</td>
<td>Write response ready to MDM</td>
<td>std_logic</td>
<td>parallel out</td>
</tr>
<tr>
<td>Dbg_BRESP^4</td>
<td>Write response to MDM</td>
<td>std_logic_vector</td>
<td>parallel out</td>
</tr>
<tr>
<td>Dbg_RDATA^4</td>
<td>Read data to MDM</td>
<td>std_logic_vector</td>
<td>parallel out</td>
</tr>
<tr>
<td>Dbg_RREADY^4</td>
<td>Read data ready to MDM</td>
<td>std_logic</td>
<td>parallel out</td>
</tr>
<tr>
<td>Dbg_RRESP^4</td>
<td>Read data response to MDM</td>
<td>std_logic_vector</td>
<td>parallel out</td>
</tr>
<tr>
<td>Dbg_RVALID^4</td>
<td>Read data valid from MDM</td>
<td>std_logic</td>
<td>parallel in</td>
</tr>
<tr>
<td>Dbg_WDATA^4</td>
<td>Write data from MDM</td>
<td>std_logic_vector</td>
<td>parallel in</td>
</tr>
<tr>
<td>Dbg_WREADY^4</td>
<td>Write data ready to MDM</td>
<td>std_logic</td>
<td>parallel out</td>
</tr>
<tr>
<td>Dbg_WVALID^4</td>
<td>Write data valid from MDM</td>
<td>std_logic</td>
<td>parallel in</td>
</tr>
<tr>
<td>DEBUG_ACLK^4</td>
<td>Debug clock, must be same as Clk</td>
<td>std_logic</td>
<td>parallel in</td>
</tr>
<tr>
<td>DEBUG_ARESET^4</td>
<td>Debug reset, must be same as Reset</td>
<td>std_logic</td>
<td>parallel in</td>
</tr>
</tbody>
</table>

1. Updated for MicroBlaze v7.00: Dbg_Shift added and Debug_Rst included in DEBUG bus
2. Updated for MicroBlaze v9.3: Dbg_Trig signals added to DEBUG bus
3. Updated for MicroBlaze v9.4: External Program Trace signal added to DEBUG bus
4. Updated for MicroBlaze v10.0: Parallel debug signals added to DEBUG bus
Trace Interface Description

The MicroBlaze core exports a number of internal signals for trace purposes. This signal interface is not standardized and new revisions of the processor may not be backward compatible for signal selection or functionality. It is recommended that you not design custom logic for these signals, but rather to use them via Xilinx provided analysis IP. The trace signals are grouped in the TRACE bus. The current set of trace signals were last updated for MicroBlaze v7.30 and are listed in Table 3-16.

The mapping of the MSR bits is shown in Table 3-17. For a complete description of the Machine Status Register, see “Special Purpose Registers”.

The Trace exception types are listed in Table 3-18. All unused Trace exception types are reserved.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Description</th>
<th>VHDL Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trace_Valid_Instr</td>
<td>Valid instruction on trace port.</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Instruction</td>
<td>Instruction code</td>
<td>std_logic_vector (0 to 31)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_PC</td>
<td>Program counter</td>
<td>std_logic_vector (0 to 31)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Reg_Write</td>
<td>Instruction writes to the register file</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Reg_Addr</td>
<td>Destination register address</td>
<td>std_logic_vector (0 to 4)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_MSR_Reg</td>
<td>Machine status register. The mapping of the register bits is documented below.</td>
<td>std_logic_vector (0 to 14)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_PID_Reg</td>
<td>Process identifier register</td>
<td>std_logic_vector (0 to 7)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_New_Reg_Value</td>
<td>Destination register update value</td>
<td>std_logic_vector (0 to 31)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Exception_Taken</td>
<td>Instruction result in taken exception</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Exception_Kind</td>
<td>Exception type. The description for the exception type is documented below.</td>
<td>std_logic_vector (0 to 4)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Jump_Taken</td>
<td>Branch instruction evaluated true, that is taken</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Jump_Hit</td>
<td>Branch Target Cache hit</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Delay_Slot</td>
<td>Instruction is in delay slot of a taken branch</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Data_Access</td>
<td>Valid D-side memory access</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Data_Address</td>
<td>Address for D-side memory access, where N = 32 - 64, determined by parameter C_ADDR_SIZE</td>
<td>std_logic_vector (0 to N-1)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Data_Write_Value</td>
<td>Value for D-side memory write access</td>
<td>std_logic_vector (0 to 31)</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Data_Byte_Enable</td>
<td>Byte enables for D-side memory access</td>
<td>std_logic_vector (0 to 3)</td>
<td>output</td>
</tr>
</tbody>
</table>
### Chapter 3: MicroBlaze Signal Interface Description

#### Table 3-16: MicroBlaze Trace Signals (Cont’d)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Description</th>
<th>VHDL Type</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trace_Data_Read¹</td>
<td>D-side memory access is a read</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_Data_Write¹</td>
<td>D-side memory access is a write</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_DCache_Req</td>
<td>Data memory address is within D-Cache range</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_DCache_Hit</td>
<td>Data memory address is present in D-Cache</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_DCache_Rdy</td>
<td>Data memory address is within D-Cache range and the access is completed</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_DCache_Read⁴</td>
<td>The D-Cache request is a read</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_ICache_Req</td>
<td>Instruction memory address is within I-Cache range, and the cache is enabled in the Machine Status Register</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_ICache_Hit</td>
<td>Instruction memory address is present in I-Cache</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_ICache_Rdy</td>
<td>Instruction memory address is within I-Cache range and the access is completed</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_OF_PipeRun</td>
<td>Pipeline advance for Decode stage</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_EX_PipeRun³</td>
<td>Pipeline advance for Execution stage</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_MEM_PipeRun³</td>
<td>Pipeline advance for Memory stage</td>
<td>std_logic</td>
<td>output</td>
</tr>
<tr>
<td>Trace_MB_Halted</td>
<td>Pipeline is halted by debug</td>
<td>std_logic</td>
<td>output</td>
</tr>
</tbody>
</table>

1. Valid only when Trace_Valid_Instr = 1
2. Valid only when Trace_Exception_Taken = 1
3. Not used with area optimization feature
4. Valid only when Trace_DCache_Req = 1

#### Table 3-17: Mapping of Trace MSR

<table>
<thead>
<tr>
<th>Trace_MSR_Reg</th>
<th>Machine Status Register</th>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>17</td>
<td>VMS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>18</td>
<td>VM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
<td>19</td>
<td>UMS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
<td>20</td>
<td>UM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4</td>
<td>21</td>
<td>PVR</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5</td>
<td>22</td>
<td>EIP</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6</td>
<td>23</td>
<td>EE</td>
</tr>
</tbody>
</table>
### Table 3-17: Mapping of Trace MSR

<table>
<thead>
<tr>
<th>Trace_MSR_Reg</th>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>24</td>
<td>DCE</td>
<td>Data Cache Enable</td>
</tr>
<tr>
<td>8</td>
<td>25</td>
<td>DZO</td>
<td>Division by Zero or Division Overflow</td>
</tr>
<tr>
<td>9</td>
<td>26</td>
<td>ICE</td>
<td>Instruction Cache Enable</td>
</tr>
<tr>
<td>10</td>
<td>27</td>
<td>FSL</td>
<td>AXI4-Stream Error</td>
</tr>
<tr>
<td>11</td>
<td>28</td>
<td>BIP</td>
<td>Break in Progress</td>
</tr>
<tr>
<td>12</td>
<td>29</td>
<td>C</td>
<td>Arithmetic Carry</td>
</tr>
<tr>
<td>13</td>
<td>30</td>
<td>IE</td>
<td>Interrupt Enable</td>
</tr>
<tr>
<td>14</td>
<td>31</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

### Table 3-18: Type of Trace Exception

<table>
<thead>
<tr>
<th>Trace_Exception_Kind [0:4]</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000</td>
<td>Stream exception</td>
</tr>
<tr>
<td>00001</td>
<td>Unaligned exception</td>
</tr>
<tr>
<td>00010</td>
<td>Illegal Opcode exception</td>
</tr>
<tr>
<td>00011</td>
<td>Instruction Bus exception</td>
</tr>
<tr>
<td>00100</td>
<td>Data Bus exception</td>
</tr>
<tr>
<td>00101</td>
<td>Divide exception</td>
</tr>
<tr>
<td>00110</td>
<td>FPU exception</td>
</tr>
<tr>
<td>00111</td>
<td>Privileged instruction exception</td>
</tr>
<tr>
<td>01010</td>
<td>Interrupt</td>
</tr>
<tr>
<td>01011</td>
<td>External non maskable break</td>
</tr>
<tr>
<td>01100</td>
<td>External maskable break</td>
</tr>
<tr>
<td>10000</td>
<td>Data storage exception</td>
</tr>
<tr>
<td>10001</td>
<td>Instruction storage exception</td>
</tr>
<tr>
<td>10010</td>
<td>Data TLB miss exception</td>
</tr>
<tr>
<td>10011</td>
<td>Instruction TLB miss exception</td>
</tr>
</tbody>
</table>
MicroBlaze Core Configurability

The MicroBlaze core has been developed to support a high degree of user configurability. This allows tailoring of the processor to meet specific cost/performance requirements.

Configuration is done via parameters that typically enable, size, or select certain processor features. For example, the instruction cache is enabled by setting the `C_USE_ICACHE` parameter. The size of the instruction cache, and the cacheable memory range, are all configurable using: `C_CACHE_BYTE_SIZE`, `C_ICACHE_BASEADDR`, and `C_ICACHE_HIGHADDR` respectively.

Parameters valid for the latest version of MicroBlaze are listed in Table 3-19. Not all of these are recognized by older versions of MicroBlaze; however, the configurability is fully backward compatible.

**Note:** Shaded rows indicate that the parameter has a fixed value and cannot be modified.

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>C_FAMILY</code></td>
<td>Target Family</td>
<td>Listed in Table 3-20</td>
<td>virtex7</td>
<td>yes</td>
<td>string</td>
</tr>
<tr>
<td><code>C_DATA_SIZE</code></td>
<td>Data Size</td>
<td>32</td>
<td>32</td>
<td>NA</td>
<td>integer</td>
</tr>
<tr>
<td><code>C_ADDR_SIZE</code></td>
<td>Data Side Address Size</td>
<td>32-64</td>
<td>32</td>
<td>NA</td>
<td>integer</td>
</tr>
<tr>
<td><code>C_DYNAMIC_BUS_SIZING</code></td>
<td>Legacy</td>
<td>1</td>
<td>1</td>
<td>NA</td>
<td>integer</td>
</tr>
<tr>
<td><code>C_SCO</code></td>
<td>Xilinx internal</td>
<td>0</td>
<td>0</td>
<td>NA</td>
<td>integer</td>
</tr>
<tr>
<td><code>C_AREA_OPTIMIZED</code></td>
<td>Select implementation optimization: 0 = Performance 1 = Area 2 = Frequency</td>
<td>0, 1, 2</td>
<td>0</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td><code>C_OPTIMIZATION</code></td>
<td>Reserved for future use</td>
<td>0</td>
<td>0</td>
<td>NA</td>
<td>integer</td>
</tr>
<tr>
<td><code>C_INTERCONNECT</code></td>
<td>Select interconnect 2 = AXI4 only 3 = AXI4 and ACE</td>
<td>2, 3</td>
<td>2</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td><code>C_ENDIANNESS</code></td>
<td>Select endianness 1 = Little Endian</td>
<td>1</td>
<td>1</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td><code>C_BASE_VECTORS</code></td>
<td>Configurable base vectors</td>
<td>0x00000000-0xffffffff80</td>
<td>0x00000000</td>
<td>std_logic_vector</td>
<td></td>
</tr>
</tbody>
</table>
### Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_FAULT_TOLERANT</td>
<td>Implement fault tolerance</td>
<td>0, 1</td>
<td>0</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_ECC_USE_CE_EXCEPTION</td>
<td>Generate exception for correctable ECC error</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_LOCKSTEP_SLAVE</td>
<td>Lockstep Slave</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_AVOID_PRIMITIVES</td>
<td>Disallow FPGA primitives 0 = None 1 = SRL 2 = LUTRAM 3 = Both</td>
<td>0, 1, 2, 3</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_PVR</td>
<td>Processor version register mode selection 0 = None 1 = Basic 2 = Full</td>
<td>0, 1, 2</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_PVR_USER1</td>
<td>Processor version register USER1 constant</td>
<td>0x00-0xff</td>
<td>0x00</td>
<td>std_logic_vector (0 to 7)</td>
<td></td>
</tr>
<tr>
<td>C_PVR_USER2</td>
<td>Processor version register USER2 constant</td>
<td>0x00000000-0xffffffff</td>
<td>0x0000 0000</td>
<td>std_logic_vector (0 to 31)</td>
<td></td>
</tr>
<tr>
<td>C_RESET_MSR_IE</td>
<td>Reset value for MSR register bits IE, BIP, ICE, DCE, EE, and EIP</td>
<td>Any combination of the individual bits</td>
<td>0x0000</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>C_RESET_MSR_BIP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_RESET_MSR_ICE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_RESET_MSR_DCE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_RESET_MSR_EE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_RESET_MSR_EIP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_INSTANCE</td>
<td>Instance Name</td>
<td>Any instance name</td>
<td>microblaze</td>
<td>yes</td>
<td>string</td>
</tr>
<tr>
<td>C_D_AXI</td>
<td>Data side AXI interface</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_D_LMB</td>
<td>Data side LMB interface</td>
<td>0, 1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_I_AXI</td>
<td>Instruction side AXI interface</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_I_LMB</td>
<td>Instruction side LMB interface</td>
<td>0, 1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_BARREL</td>
<td>Include barrel shifter</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_DIV</td>
<td>Include hardware divider</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
</tbody>
</table>
### Chapter 3: MicroBlaze Signal Interface Description

#### Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_USE_HW_MUL</td>
<td>Include hardware multiplier</td>
<td>0, 1, 2</td>
<td>1</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_USE_FPU</td>
<td>Include hardware floating point unit</td>
<td>0, 1, 2</td>
<td>0</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_USE_MSR_INSTR</td>
<td>Enable use of instructions: MSRSET and MSRCLR</td>
<td>0, 1</td>
<td>1</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_USE_PCMP_INSTR</td>
<td>Enable use of instructions: CLZ, PCMPBF, PCMPEQ, and PCMPNE</td>
<td>0, 1</td>
<td>1</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_USE_REORDER_INSTR</td>
<td>Enable use of instructions: Reverse load, reverse store, and swap</td>
<td>0, 1</td>
<td>1</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_UNALIGNED_EXCEPTIONS</td>
<td>Enable exception handling for unaligned data accesses</td>
<td>0, 1</td>
<td>0</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_ILL_OPCODE_EXCEPTION</td>
<td>Enable exception handling for illegal opcode</td>
<td>0, 1</td>
<td>0</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_M_AXI_I_BUS_EXCEPTION</td>
<td>Enable exception handling for M_AXI_I bus error</td>
<td>0, 1</td>
<td>0</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_M_AXI_D_BUS_EXCEPTION</td>
<td>Enable exception handling for M_AXI_D bus error</td>
<td>0, 1</td>
<td>0</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_DIV_ZERO_EXCEPTION</td>
<td>Enable exception handling for division by zero or division overflow</td>
<td>0, 1</td>
<td>0</td>
<td>integer</td>
<td></td>
</tr>
<tr>
<td>C_FPU_EXCEPTION</td>
<td>Enable exception handling for hardware floating point unit exceptions</td>
<td>0, 1</td>
<td>0</td>
<td>integer</td>
<td></td>
</tr>
</tbody>
</table>
Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_OPCODE_0x0_ILLEGAL</td>
<td>Detect opcode 0x0 as an illegal instruction</td>
<td>0,1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_FSL_EXCEPTION</td>
<td>Enable exception handling for Stream Links</td>
<td>0,1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ECC_USE_CE_EXCEPTION</td>
<td>Generate Bus Error Exceptions for correctable errors</td>
<td>0,1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_STACK_PROTECTION</td>
<td>Generate exception for stack overflow or stack underflow</td>
<td>0,1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_IMPRECISE.Exceptions</td>
<td>Allow imprecise exceptions for ECC errors in LMB memory</td>
<td>0,1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DEBUG_ENABLED</td>
<td>MDM Debug interface 0 = None 1 = Basic 2 = Extended</td>
<td>0,1,2</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_NUMBER_OF_PC_BRK</td>
<td>Number of hardware breakpoints</td>
<td>0-8</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_NUMBER_OF_RD_ADDR_BRK</td>
<td>Number of read address watchpoints</td>
<td>0-4</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_NUMBER_OF_WR_ADDR_BRK</td>
<td>Number of write address watchpoints</td>
<td>0-4</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DEBUG_EVENT_COUNTERS</td>
<td>Number of Performance Monitor event counters</td>
<td>0-48</td>
<td>5</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DEBUG_LATENCY_COUNTERS</td>
<td>Number of Performance Monitor latency counters</td>
<td>0-7</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DEBUG_COUNTER_WIDTH</td>
<td>Performance Monitor counter width</td>
<td>32,48,64</td>
<td>32</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DEBUG_TRACE_SIZE</td>
<td>Trace Buffer size</td>
<td>0, 8192, 16384, 32768, 65536, 131072</td>
<td></td>
<td>8192</td>
<td>integer</td>
</tr>
</tbody>
</table>
### Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_DEBUG_PROFILE_SIZE</td>
<td>Profile Buffer size</td>
<td>0, 4096, 8192, 16384, 32768, 65536, 131072</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DEBUG_EXTERNAL_TRACE</td>
<td>External Program Trace</td>
<td>0, 1</td>
<td>0</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_DEBUG_INTERFACE</td>
<td>Debug Interface: 0 = Debug Serial 1 = Debug Parallel 2 = AXI4-Lite</td>
<td>0, 1, 2</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ASYNC_INTERRUPT</td>
<td>Asynchronous Interrupt</td>
<td>0, 1</td>
<td>0</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_ASYNC_WAKEUP</td>
<td>Asynchronous Wakeup</td>
<td>00, 01, 10, 11</td>
<td>0</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_INTERRUPT_IS_EDGE</td>
<td>Level/Edge Interrupt</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_EDGE_IS_POSITIVE</td>
<td>Negative/Positive Edge Interrupt</td>
<td>0, 1</td>
<td>1</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_FSL_LINKS</td>
<td>Number of AXI-Stream interfaces</td>
<td>0-16</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_EXTENDED_FSL_INSTR</td>
<td>Enable use of extended stream instructions</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ICACHE_BASEADDR</td>
<td>Instruction cache base address</td>
<td>0x000000000 - 0xffffffff</td>
<td>0x00000000</td>
<td>std_logic_vector</td>
<td></td>
</tr>
<tr>
<td>C_ICACHE_HIGHADDR</td>
<td>Instruction cache high address</td>
<td>0x000000000 - 0xffffffff</td>
<td>0x3ffffffff</td>
<td>std_logic_vector</td>
<td></td>
</tr>
<tr>
<td>C_USE_ICACHE</td>
<td>Instruction cache</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ALLOW_ICACHE_WR</td>
<td>Instruction cache write enable</td>
<td>0, 1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ICACHE_LINE_LEN</td>
<td>Instruction cache line length</td>
<td>4, 8, 16</td>
<td>4</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ICACHE_ALWAYS_USED</td>
<td>Instruction cache interface used for all memory accesses in the cacheable range</td>
<td>0, 1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ICACHE_FORCE_TAG_LUTRAM</td>
<td>Instruction cache tag always implemented with distributed RAM</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
</tbody>
</table>
### Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_ICACHE_STREAMS</td>
<td>Instruction cache streams</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ICACHE_VICTIMS</td>
<td>Instruction cache victims</td>
<td>0, 2, 4, 8</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ICACHE_DATA_WIDTH</td>
<td>Instruction cache data width</td>
<td>0, 1, 2</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ADDR_TAG_BITS</td>
<td>Instruction cache address tags</td>
<td>0-25</td>
<td>17</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_CACHE_BYTE_SIZE</td>
<td>Instruction cache size</td>
<td>64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536²</td>
<td>8192</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DCACHE_BASEADDR</td>
<td>Data cache base address</td>
<td>0x00000000 - 0xFFFFFFFF</td>
<td>0x0000 0000</td>
<td>std_logic_vector</td>
<td></td>
</tr>
<tr>
<td>C_DCACHE_HIGHADDR</td>
<td>Data cache high address</td>
<td>0x00000000 - 0xFFFFFFFF</td>
<td>0x3FFF FFFF</td>
<td>std_logic_vector</td>
<td></td>
</tr>
<tr>
<td>C_USE_DCACHE</td>
<td>Data cache</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_ALLOW_DCACHE_WR</td>
<td>Data cache write enable</td>
<td>0, 1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DCACHE_LINE_LEN</td>
<td>Data cache line length</td>
<td>4, 8, 16</td>
<td>4</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DCACHE_ALWAYS_USED</td>
<td>Data cache interface used for all accesses in the cacheable range</td>
<td>0, 1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DCACHE_FORCE_TAG_LUTRAM</td>
<td>Data cache tag always implemented with distributed RAM</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DCACHE_USE_WRITEBACK</td>
<td>Data cache write-back storage policy used</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DCACHE_VICTIMS</td>
<td>Data cache victims</td>
<td>0, 2, 4, 8</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_DCACHE_DATA_WIDTH</td>
<td>Data cache data width</td>
<td>0 = 32 bits 1 = Full cache line 2 = 512 bits</td>
<td>0, 1, 2</td>
<td></td>
<td>integer</td>
</tr>
</tbody>
</table>
Chapter 3: MicroBlaze Signal Interface Description

Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_DCACHE_ADDR_TAG</td>
<td>Data cache address tags</td>
<td>0-25</td>
<td>17</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_DCACHE_BYTE_SIZE</td>
<td>Data cache size</td>
<td>64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768, 65536²</td>
<td>8192</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_MMU³</td>
<td>Memory Management:</td>
<td>0 = None, 1 = User Mode, 2 = Protection, 3 = Virtual</td>
<td>0, 1, 2, 3</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_MMU_DTLB_SIZE³</td>
<td>Data shadow Translation Look-Aside Buffer size</td>
<td>1, 2, 4, 8</td>
<td>4</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_MMU_ITLB_SIZE³</td>
<td>Instruction shadow Translation Look-Aside Buffer size</td>
<td>1, 2, 4, 8</td>
<td>2</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_MMU_TLB_ACCESS³</td>
<td>Access to memory management special registers:</td>
<td>0 = Minimal, 1 = Read, 2 = Write, 3 = Full</td>
<td>0, 1, 2, 3</td>
<td>3</td>
<td>integer</td>
</tr>
<tr>
<td>C_MMU_ZONES³</td>
<td>Number of memory protection zones</td>
<td>0-16</td>
<td>16</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_MMU_PRIVILEGED_INSTR³</td>
<td>Privileged instructions</td>
<td>0 = Full protection, 1 = Allow stream instrs</td>
<td>0, 1</td>
<td>0</td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_INTERRUPT</td>
<td>Enable interrupt handling</td>
<td>0 = No interrupt, 1 = Standard interrupt, 2 = Low-latency interrupt</td>
<td>0, 1, 2</td>
<td>1</td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_EXT_BRK</td>
<td>Enable external break handling</td>
<td>0, 1</td>
<td>0</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_EXT_NM_BRK</td>
<td>Enable external non-maskable break handling</td>
<td>0, 1</td>
<td>0</td>
<td>yes</td>
<td>integer</td>
</tr>
</tbody>
</table>
Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_USE_NON_SECURE</td>
<td>Use corresponding non-secure input</td>
<td>0-15</td>
<td>0</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_USE_BRANCH_TARGET_CACHE</td>
<td>Enable Branch Target Cache</td>
<td>0,1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_BRANCH_TARGET_CACHE_SIZE</td>
<td>Branch Target Cache size:</td>
<td></td>
<td></td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td></td>
<td>0 = Default</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = 8 entries</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 = 16 entries</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>3 = 32 entries</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 = 64 entries</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>5 = 512 entries</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>6 = 1024 entries</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>7 = 2048 entries</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C_M_AXI_DP_THREAD_ID_WIDTH</td>
<td>Data side AXI thread ID width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DP_DATA_WIDTH</td>
<td>Data side AXI data width</td>
<td>32</td>
<td>32</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DP_ADDR_WIDTH</td>
<td>Data side AXI address width</td>
<td>32-64</td>
<td>32</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DP_SUPPORTS_THREADS</td>
<td>Data side AXI uses threads</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DP_SUPPORTS_READ</td>
<td>Data side AXI support for read accesses</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DP_SUPPORTS_WRITE</td>
<td>Data side AXI support for write accesses</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DP_SUPPORTS_NARROW_BURST</td>
<td>Data side AXI narrow burst support</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DP_PROTOCOL</td>
<td>Data side AXI protocol</td>
<td>AXI4, AXI4LITE</td>
<td>AXI4LITE</td>
<td>yes</td>
<td>string</td>
</tr>
<tr>
<td>C_M_AXI_DP_EXCLUSIVE_ACCESS</td>
<td>Data side AXI exclusive access support</td>
<td>0,1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IP_THREAD_ID_WIDTH</td>
<td>Instruction side AXI thread ID width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IP_DATA_WIDTH</td>
<td>Instruction side AXI data width</td>
<td>32</td>
<td>32</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IP_ADDR_WIDTH</td>
<td>Instruction side AXI address width</td>
<td>32</td>
<td>32</td>
<td></td>
<td>integer</td>
</tr>
</tbody>
</table>
Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_M_AXI_IP_SUPPORTS_THREADS</td>
<td>Instruction side AXI uses threads</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IP_SUPPORTS_READ</td>
<td>Instruction side AXI support for read accesses</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IP_SUPPORTS_WRITE</td>
<td>Instruction side AXI support for write accesses</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IP_SUPPORTS_NARROW_BURST</td>
<td>Instruction side AXI narrow burst support</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IP_PROTOCOL</td>
<td>Instruction side AXI protocol</td>
<td></td>
<td></td>
<td>AXI4</td>
<td>string</td>
</tr>
<tr>
<td>C_M_AXI_DC_THREAD_ID_WIDTH</td>
<td>Data cache AXI ID width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_DATA_WIDTH</td>
<td>Data cache AXI data width</td>
<td>32, 64, 128, 256, 512</td>
<td>32</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_ADDR_WIDTH</td>
<td>Data cache AXI address width</td>
<td>32-64</td>
<td>32</td>
<td>yes</td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_SUPPORTS_THREADS</td>
<td>Data cache AXI uses threads</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_SUPPORTS_READ</td>
<td>Data cache AXI support for read accesses</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_SUPPORTS_WRITE</td>
<td>Data cache AXI support for write accesses</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_SUPPORTS_NARROW_BURST</td>
<td>Data cache AXI narrow burst support</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_SUPPORTS_USER_SIGNALS</td>
<td>Data cache AXI user signal support</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_PROTOCOL</td>
<td>Data cache AXI protocol</td>
<td></td>
<td></td>
<td>AXI4</td>
<td>string</td>
</tr>
<tr>
<td>C_M_AXI_DC_AWUSER_WIDTH</td>
<td>Data cache AXI user width</td>
<td>5</td>
<td>5</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_ARUSER_WIDTH</td>
<td>Data cache AXI user width</td>
<td>5</td>
<td>5</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_WUSER_WIDTH</td>
<td>Data cache AXI user width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
</tbody>
</table>
### Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_M_AXI_DC_RUSER_WIDTH</td>
<td>Data cache AXI user width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_BUSER_WIDTH</td>
<td>Data cache AXI user width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_EXCLUSIVE_ACCESS</td>
<td>Data cache AXI exclusive access support</td>
<td>0, 1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_DC_USER_VALUE</td>
<td>Data cache AXI user value</td>
<td>0-31</td>
<td>31</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_THREAD_ID_WIDTH</td>
<td>Instruction cache AXI ID width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IC_DATA_WIDTH</td>
<td>Instruction cache AXI data width</td>
<td>32, 64, 128, 256, 512</td>
<td>32</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_ADDR_WIDTH</td>
<td>Instruction cache AXI address width</td>
<td>32</td>
<td>32</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_SUPPORTS_THREADS</td>
<td>Instruction cache AXI uses threads</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_SUPPORTS_READ</td>
<td>Instruction cache AXI support for read accesses</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_SUPPORTS_WRITE</td>
<td>Instruction cache AXI support for write accesses</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_SUPPORTS_NARROW_BURST</td>
<td>Instruction cache AXI narrow burst support</td>
<td>0</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_SUPPORTS_USER_SIGNALS</td>
<td>Instruction cache AXI user signal support</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_PROTOCOL</td>
<td>Instruction cache AXI protocol</td>
<td>AXI4</td>
<td>AXI4</td>
<td></td>
<td>string</td>
</tr>
<tr>
<td>C_M_AXI_AWUSER_WIDTH</td>
<td>Instruction cache AXI user width</td>
<td>5</td>
<td>5</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_ARUSER_WIDTH</td>
<td>Instruction cache AXI user width</td>
<td>5</td>
<td>5</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_WUSER_WIDTH</td>
<td>Instruction cache AXI user width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_RUSER_WIDTH</td>
<td>Instruction cache AXI user width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
</tbody>
</table>
### Table 3-19: Configuration Parameters (Cont’d)

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Feature/Description</th>
<th>Allowable Values</th>
<th>Default Value</th>
<th>Tool Assigned</th>
<th>VHDL Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_M_AXI_IC_BUSER_WIDTH</td>
<td>Instruction cache AXI user width</td>
<td>1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_M_AXI_IC_USER_VALUE</td>
<td>Instruction cache AXI user value</td>
<td>0-31</td>
<td>31</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_STREAM_INTERCONNECT</td>
<td>Select AXI4-Stream interconnect</td>
<td>0,1</td>
<td>0</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_Mn_AXIS_PROTOCOL</td>
<td>AXI4-Stream protocol</td>
<td>GENERIC</td>
<td>GENERIC</td>
<td></td>
<td>string</td>
</tr>
<tr>
<td>C_Sn_AXIS_PROTOCOL</td>
<td>AXI4-Stream protocol</td>
<td>GENERIC</td>
<td>GENERIC</td>
<td></td>
<td>string</td>
</tr>
<tr>
<td>C_Mn_AXIS_DATA_WIDTH</td>
<td>AXI4-Stream master data width</td>
<td>32</td>
<td>32</td>
<td>NA</td>
<td>integer</td>
</tr>
<tr>
<td>C_Sn_AXIS_DATA_WIDTH</td>
<td>AXI4-Stream slave data width</td>
<td>32</td>
<td>32</td>
<td>NA</td>
<td>integer</td>
</tr>
<tr>
<td>C_NUM_SYNC_FF_CLK</td>
<td>Reset and Wakeup[0:1] synchronization stages</td>
<td>0-2</td>
<td>2</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_NUM_SYNC_FF_CLK_IRQ</td>
<td>Interrupt input signal synchronization stages</td>
<td>0-1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_NUM_SYNC_FF_CLK_DEBUG</td>
<td>Dbg_ serial signal synchronization stages</td>
<td>0-2</td>
<td>2</td>
<td></td>
<td>integer</td>
</tr>
<tr>
<td>C_NUM_SYNC_FF_DBG_CLK</td>
<td>Internal synchronization stages to Dbg_Clk</td>
<td>0-1</td>
<td>1</td>
<td></td>
<td>integer</td>
</tr>
</tbody>
</table>

1. The 7 least significant bits must all be 0.
2. Not all sizes are permitted in all architectures. The cache uses 0 - 32 RAMB primitives (0 if cache size is less than 2048).
3. Not available when C_AREA_OPTIMIZED is set to 1 (Area).

### Table 3-20: Parameter C_FAMILY Allowable Values

<table>
<thead>
<tr>
<th>C_FAMILY</th>
<th>Allowable Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix®</td>
<td>aartix7 artix7l</td>
</tr>
<tr>
<td>Kintex®</td>
<td>kintex7 kintex7l qkintex7 qkintex7l kintexu kintexplus</td>
</tr>
<tr>
<td>Spartan®</td>
<td>spartan7</td>
</tr>
<tr>
<td>Virtex®</td>
<td>qvirtex7 virtex7 virtexu virtexplus</td>
</tr>
<tr>
<td>Zynq®</td>
<td>azynq zynq qzynq zynquplus</td>
</tr>
</tbody>
</table>
Chapter 4

MicroBlaze Application Binary Interface

This chapter describes MicroBlaze™ Application Binary Interface (ABI), which is important for developing software in assembly language for the soft processor. The MicroBlaze GNU compiler follows the conventions described in this document. Any code written by assembly programmers should also follow the same conventions to be compatible with the compiler generated code. Interrupt and Exception handling is also explained briefly.

Data Types

The data types used by MicroBlaze assembly programs are shown in Table 4-1. Data types such as data8, data16, and data32 are used in place of the usual byte, half-word, and word.register.

Table 4-1: Data Types in MicroBlaze Assembly Programs

<table>
<thead>
<tr>
<th>MicroBlaze data types (for assembly programs)</th>
<th>Corresponding ANSI C data types</th>
<th>Size (bytes)</th>
</tr>
</thead>
<tbody>
<tr>
<td>data8</td>
<td>char</td>
<td>1</td>
</tr>
<tr>
<td>data16</td>
<td>short</td>
<td>2</td>
</tr>
<tr>
<td>data32</td>
<td>int</td>
<td>4</td>
</tr>
<tr>
<td>data32</td>
<td>long int</td>
<td>4</td>
</tr>
<tr>
<td>data32</td>
<td>float</td>
<td>4</td>
</tr>
<tr>
<td>data32</td>
<td>enum</td>
<td>4</td>
</tr>
<tr>
<td>data16/data32</td>
<td>pointer¹</td>
<td>2/4</td>
</tr>
</tbody>
</table>

1. Pointers to small data areas, which can be accessed by global pointers are data16.
Register Usage Conventions

The register usage convention for MicroBlaze is given in Table 4-2.

**Table 4-2: Register Usage Conventions**

<table>
<thead>
<tr>
<th>Register</th>
<th>Type</th>
<th>Enforcement</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>Dedicated</td>
<td>HW</td>
<td>Value 0</td>
</tr>
<tr>
<td>R1</td>
<td>Dedicated</td>
<td>SW</td>
<td>Stack Pointer</td>
</tr>
<tr>
<td>R2</td>
<td>Dedicated</td>
<td>SW</td>
<td>Read-only small data area anchor</td>
</tr>
<tr>
<td>R3-R4</td>
<td>Volatile</td>
<td>SW</td>
<td>Return Values/Temporaries</td>
</tr>
<tr>
<td>R5-R10</td>
<td>Volatile</td>
<td>SW</td>
<td>Passing parameters/Temporaries</td>
</tr>
<tr>
<td>R11-R12</td>
<td>Volatile</td>
<td>SW</td>
<td>Temporaries</td>
</tr>
<tr>
<td>R13</td>
<td>Dedicated</td>
<td>SW</td>
<td>Read-write small data area anchor</td>
</tr>
<tr>
<td>R14</td>
<td>Dedicated</td>
<td>HW</td>
<td>Return address for Interrupt</td>
</tr>
<tr>
<td>R15</td>
<td>Dedicated</td>
<td>SW</td>
<td>Return address for Sub-routine</td>
</tr>
<tr>
<td>R16</td>
<td>Dedicated</td>
<td>HW</td>
<td>Return address for Trap (Debugger)</td>
</tr>
<tr>
<td>R17</td>
<td>Dedicated</td>
<td>HW/SW</td>
<td>Return address for Exceptions</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>HW, if configured to support hardware exceptions, else SW</td>
</tr>
<tr>
<td>R18</td>
<td>Dedicated</td>
<td>SW</td>
<td>Reserved for Assembler/Compiler Temporaries</td>
</tr>
<tr>
<td>R19</td>
<td>Non-volatile</td>
<td>SW</td>
<td>Must be saved across function calls. Callee-save</td>
</tr>
<tr>
<td>R20</td>
<td>Dedicated or Non-volatile</td>
<td>SW</td>
<td>Reserved for storing a pointer to the Global Offset Table (GOT) in Position Independent Code (PIC). Non-volatile in non-PIC code. Must be saved across function calls. Callee-save</td>
</tr>
<tr>
<td>R21-R31</td>
<td>Non-volatile</td>
<td>SW</td>
<td>Must be saved across function calls. Callee-save</td>
</tr>
<tr>
<td>RPC</td>
<td>Special</td>
<td>HW</td>
<td>Program counter</td>
</tr>
<tr>
<td>RMSR</td>
<td>Special</td>
<td>HW</td>
<td>Machine Status Register</td>
</tr>
<tr>
<td>REAR</td>
<td>Special</td>
<td>HW</td>
<td>Exception Address Register</td>
</tr>
<tr>
<td>RESR</td>
<td>Special</td>
<td>HW</td>
<td>Exception Status Register</td>
</tr>
<tr>
<td>RFSR</td>
<td>Special</td>
<td>HW</td>
<td>Floating Point Status Register</td>
</tr>
<tr>
<td>RBTR</td>
<td>Special</td>
<td>HW</td>
<td>Branch Target Register</td>
</tr>
<tr>
<td>REDR</td>
<td>Special</td>
<td>HW</td>
<td>Exception Data Register</td>
</tr>
<tr>
<td>RPID</td>
<td>Special</td>
<td>HW</td>
<td>Process Identifier Register</td>
</tr>
<tr>
<td>RZPR</td>
<td>Special</td>
<td>HW</td>
<td>Zone Protection Register</td>
</tr>
<tr>
<td>RTLblo</td>
<td>Special</td>
<td>HW</td>
<td>Translation Look-Aside Buffer Low Register</td>
</tr>
<tr>
<td>RTLbhi</td>
<td>Special</td>
<td>HW</td>
<td>Translation Look-Aside Buffer High Register</td>
</tr>
<tr>
<td>RTLbx</td>
<td>Special</td>
<td>HW</td>
<td>Translation Look-Aside Buffer Index Register</td>
</tr>
<tr>
<td>RTLbsx</td>
<td>Special</td>
<td>HW</td>
<td>Translation Look-Aside Buffer Search Index</td>
</tr>
<tr>
<td>RPVr0-12</td>
<td>Special</td>
<td>HW</td>
<td>Processor Version Register 0 through 12</td>
</tr>
</tbody>
</table>
The architecture for MicroBlaze defines 32 general purpose registers (GPRs). These registers are classified as volatile, non-volatile, and dedicated.

- The volatile registers (also known as caller-save) are used as temporaries and do not retain values across the function calls. Registers R3 through R12 are volatile, of which R3 and R4 are used for returning values to the caller function, if any. Registers R5 through R10 are used for passing parameters between subroutines.

- Registers R19 through R31 retain their contents across function calls and are hence termed as non-volatile registers (a.k.a callee-save). The callee function is expected to save those non-volatile registers, which are being used. These are typically saved to the stack during the prologue and then reloaded during the epilogue.

- Certain registers are used as dedicated registers and programmers are not expected to use them for any other purpose.
  - Registers R14 through R17 are used for storing the return address from interrupts, sub-routines, traps, and exceptions in that order. Subroutines are called using the branch and link instruction, which saves the current Program Counter (PC) onto register R15.
  - Small data area pointers are used for accessing certain memory locations with 16-bit immediate value. These areas are discussed in the memory model section of this document. The read only small data area (SDA) anchor R2 (Read-Only) is used to access the constants such as literals. The other SDA anchor R13 (Read-Write) is used for accessing the values in the small data read-write section.
  - Register R1 stores the value of the stack pointer and is updated on entry and exit from functions.
  - Register R18 is used as a temporary register for assembler operations.

- MicroBlaze includes special purpose registers such as: program counter (rpc), machine status register (rmsr), exception status register (resr), exception address register (rear), floating point status register (rfsr), branch target register (rbtr), exception data register (redr), memory management registers (rpid, rzpr, rtlblo, rtlbhi, rtlbx, rtlbsx), and processor version registers (0-12). These registers are not mapped directly to the register file and hence the usage of these registers is different from the general purpose registers. The value of a special purpose registers can be transferred to or from a general purpose register by using mts and mfs instructions respectively.
Stack Convention

The stack conventions used by MicroBlaze are detailed in Table 4-3.

The shaded area in Table 4-3 denotes a part of the stack frame for a caller function, while the unshaded area indicates the callee frame function. The ABI conventions of the stack frame define the protocol for passing parameters, preserving non-volatile register values, and allocating space for the local variables in a function.

Functions that contain calls to other subroutines are called as non-leaf functions. These non-leaf functions have to create a new stack frame area for its own use. When the program starts executing, the stack pointer has the maximum value. As functions are called, the stack pointer is decremented by the number of words required by every function for its stack frame. The stack pointer of a caller function always has a higher value as compared to the callee function.

Table 4-3: Stack Convention

<table>
<thead>
<tr>
<th>High Address</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Function Parameters for called sub-routine (Arg n .. Arg1) (Optional: Maximum number of arguments required for any called procedure from the current procedure).</td>
<td></td>
</tr>
<tr>
<td>Old Stack Pointer</td>
<td>Link Register (R15)</td>
</tr>
<tr>
<td>Callee Saved Register (R31...R19) (Optional: Only those registers which are used by the current procedure are saved)</td>
<td></td>
</tr>
<tr>
<td>Local Variables for Current Procedure (Optional: Present only if Locals defined in the procedure)</td>
<td></td>
</tr>
<tr>
<td>Functional Parameters (Arg n .. Arg 1) (Optional: Maximum number of arguments required for any called procedure from the current procedure)</td>
<td></td>
</tr>
<tr>
<td>New Stack Pointer</td>
<td>Link Register</td>
</tr>
<tr>
<td>Low Address</td>
<td></td>
</tr>
</tbody>
</table>

Consider an example where Func1 calls Func2, which in turn calls Func3. The stack representation at different instances is depicted in Figure 4-1. After the call from Func 1 to Func 2, the value of the stack pointer (SP) is decremented. This value of SP is again decremented to accommodate the stack frame for Func3. On return from Func 3 the value of the stack pointer is increased to its original value in the function, Func 2.

Details of how the stack is maintained are shown in Figure 4-1.
Chapter 4: MicroBlaze Application Binary Interface

Calling Convention

The caller function passes parameters to the callee function using either the registers (R5 through R10) or on its own stack frame. The callee uses the stack area of the caller to store the parameters passed to the callee.

Refer to Figure 4-1. The parameters for Func 2 are stored either in the registers R5 through R10 or on the stack frame allocated for Func 1.

If Func 2 has more than six integer parameters, the first six parameters can be passed in registers R5 through R10, whereas all subsequent parameters must be passed on the stack frame allocated for Func 1, starting at offset SP + 28.

Figure 4-1: Stack Frame
Memory Model

The memory model for MicroBlaze classifies the data into four different parts: Small Data Area, Data Area, Common Un-Initialized Area, and Literals or Constants.

Small Data Area

Global initialized variables which are small in size are stored in this area. The threshold for deciding the size of the variable to be stored in the small data area is set to 8 bytes in the MicroBlaze C compiler (mb-gcc), but this can be changed by giving a command line option to the compiler. Details about this option are discussed in the GNU Compiler Tools chapter. 64 kilobytes of memory is allocated for the small data areas. The small data area is accessed using the read-write small data area anchor (R13) and a 16-bit offset. Allocating small variables to this area reduces the requirement of adding IMM instructions to the code for accessing global variables. Any variable in the small data area can also be accessed using an absolute address.

Data Area

Comparatively large initialized variables are allocated to the data area, which can either be accessed using the read-write SDA anchor R13 or using the absolute address, depending on the command line option given to the compiler.

Common Un-Initialized Area

Un-initialized global variables are allocated in the common area and can be accessed either using the absolute address or using the read-write small data area anchor R13.

Literals or Constants

Constants are placed into the read-only small data area and are accessed using the read-only small data area anchor R2.

The compiler generates appropriate global pointers to act as base pointers. The actual values of the SDA anchors are decided by the linker, in the final linking stages. For more information on the various sections of the memory please refer to MicroBlaze Linker Script Sections in the Embedded System Tools Reference Manual. The compiler generates appropriate sections, depending on the command line options. Please refer to the GNU Compiler Tools chapter in the Embedded System Tools Reference Manual for more information about these options.
Interrupt, Break and Exception Handling

MicroBlaze assumes certain address locations for handling interrupts and exceptions as indicated in Table 4-4. At these locations, code is written to jump to the appropriate handlers.

Table 4-4: Interrupt and Exception Handling

<table>
<thead>
<tr>
<th>On</th>
<th>Hardware jumps to</th>
<th>Software Labels</th>
</tr>
</thead>
<tbody>
<tr>
<td>Start / Reset</td>
<td>C_BASE_VECTORS + 0x0</td>
<td>_start</td>
</tr>
<tr>
<td>User exception</td>
<td>C_BASE_VECTORS + 0x8</td>
<td>_exception_handler</td>
</tr>
<tr>
<td>Interrupt</td>
<td>C_BASE_VECTORS + 0x10</td>
<td>_interrupt_handler</td>
</tr>
<tr>
<td>Break (HW/SW)</td>
<td>C_BASE_VECTORS + 0x18</td>
<td>-</td>
</tr>
<tr>
<td>Hardware exception</td>
<td>C_BASE_VECTORS + 0x20</td>
<td>_hw_exception_handler</td>
</tr>
<tr>
<td>Reserved by Xilinx for future use</td>
<td>C_BASE_VECTORS + 0x28 - C_BASE_VECTORS + 0x4F</td>
<td>-</td>
</tr>
</tbody>
</table>

1. With low-latency interrupt mode, the vector address is supplied by the Interrupt Controller.

The code expected at these locations is as shown below. The crt0.o initialization file is passed by the mb-gcc compiler to the mb-ld linker for linking. This file sets the appropriate addresses of the exception handlers.

The following is code for passing control to Exception, Break and Interrupt handlers, assuming the default C_BASE_VECTORS value of 0x00000000:

0x00: bri _start1
0x04: nop
0x08: imm high bits of address (user exception handler)
0x0c: bri _exception_handler
0x10: imm high bits of address (interrupt handler)
0x14: bri _interrupt_handler
0x18: imm high bits of address (break handler)
0x1c: bri low bits of address (break handler)
0x20: imm high bits of address (HW exception handler)
0x24: bri _hw_exception_handler

With low-latency interrupt mode, control is directly passed to the interrupt handler for each individual interrupt utilizing this mode. In this case, it is the responsibility of each handler to save and restore used registers. The MicroBlaze C compiler (mb-gcc) attribute fast_interrupt is available to allow this task to be performed by the compiler:

```c
void interrupt_handler_name() __attribute__((fast_interrupt));
```

MicroBlaze allows exception and interrupt handler routines to be located at any address location addressable using 32 bits.

The user exception handler code starts with the label _exception_handler, the hardware exception handler starts with _hw_exception_handler, while the interrupt
handler code starts with the label _interrupt_handler for interrupts that do not use low-latency handlers.

In the current MicroBlaze system, there are dummy routines for interrupt, break and user exception handling, which you can change. In order to override these routines and link your own interrupt and exception handlers, you must define the handler code with specific attributes.

The interrupt handler code must be defined with attribute interrupt_handler to ensure that the compiler will generate code to save and restore used registers and emit an rtid instruction to return from the handler:

```c
void function_name() __attribute__((interrupt_handler));
```

The break handler code must be defined with attribute break_handler to ensure that the compiler will generate code to save and restore used registers and emit an rtbd instruction to return from the handler:

```c
void function_name() __attribute__((break_handler));
```

For more details about the use and syntax of the interrupt handler attribute, please refer to the GNU Compiler Tools chapter in the Embedded System Tools Reference Manual.

When software breakpoints are used in the Xilinx System Debugger (XSDB) tool or the Software Development Kit (SDK) tool, the Break (HW/SW) address location is reserved for handling the software breakpoint.
Chapter 5

MicroBlaze Instruction Set Architecture

This chapter provides a detailed guide to the Instruction Set Architecture of MicroBlaze™.

Notation

The symbols used throughout this chapter are defined in Table 5-1.

Table 5-1: Symbol Notation

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>+</td>
<td>Add</td>
</tr>
<tr>
<td>-</td>
<td>Subtract</td>
</tr>
<tr>
<td>×</td>
<td>Multiply</td>
</tr>
<tr>
<td>/</td>
<td>Divide</td>
</tr>
<tr>
<td>∧</td>
<td>Bitwise logical AND</td>
</tr>
<tr>
<td>∨</td>
<td>Bitwise logical OR</td>
</tr>
<tr>
<td>⊕</td>
<td>Bitwise logical XOR</td>
</tr>
<tr>
<td>x</td>
<td>Bitwise logical complement of x</td>
</tr>
<tr>
<td>←</td>
<td>Assignment</td>
</tr>
<tr>
<td>&gt;&gt;</td>
<td>Right shift</td>
</tr>
<tr>
<td>&lt;&lt;</td>
<td>Left shift</td>
</tr>
<tr>
<td>r\x</td>
<td>Register x</td>
</tr>
<tr>
<td>x[i]</td>
<td>Bit i in register x</td>
</tr>
<tr>
<td>x[i:j]</td>
<td>Bits i through j in register x</td>
</tr>
<tr>
<td>=</td>
<td>Equal comparison</td>
</tr>
<tr>
<td>≠</td>
<td>Not equal comparison</td>
</tr>
<tr>
<td>&gt;</td>
<td>Greater than comparison</td>
</tr>
<tr>
<td>&gt;=</td>
<td>Greater than or equal comparison</td>
</tr>
<tr>
<td>&lt;</td>
<td>Less than comparison</td>
</tr>
<tr>
<td>&lt;=</td>
<td>Less than or equal comparison</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 5-1: Symbol Notation (Cont’d)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>sext(x)</code></td>
<td>Sign-extend ( x )</td>
</tr>
<tr>
<td><code>Mem(x)</code></td>
<td>Memory location at address ( x )</td>
</tr>
<tr>
<td><code>FSLx</code></td>
<td>AXI4-Stream interface ( x )</td>
</tr>
<tr>
<td><code>LSW(x)</code></td>
<td>Least Significant Word of ( x )</td>
</tr>
<tr>
<td><code>isDnz(x)</code></td>
<td>Floating point: true if ( x ) is denormalized</td>
</tr>
<tr>
<td><code>isInfinite(x)</code></td>
<td>Floating point: true if ( x ) is (+\infty) or (-\infty)</td>
</tr>
<tr>
<td><code>isPosInfinite(x)</code></td>
<td>Floating point: true if ( x ) is (+\infty)</td>
</tr>
<tr>
<td><code>isNegInfinite(x)</code></td>
<td>Floating point: true if ( x ) is (-\infty)</td>
</tr>
<tr>
<td><code>isNaN(x)</code></td>
<td>Floating point: true if ( x ) is a quiet or signalling NaN</td>
</tr>
<tr>
<td><code>isZero(x)</code></td>
<td>Floating point: true if ( x ) is (+0) or (-0)</td>
</tr>
<tr>
<td><code>isQuietNaN(x)</code></td>
<td>Floating point: true if ( x ) is a quiet NaN</td>
</tr>
<tr>
<td><code>isSigNaN(x)</code></td>
<td>Floating point: true if ( x ) is a signalling NaN</td>
</tr>
<tr>
<td><code>signZero(x)</code></td>
<td>Floating point: return (+0) for ( x &gt; 0 ), and (-0) if ( x &lt; 0 )</td>
</tr>
<tr>
<td><code>signInfinite(x)</code></td>
<td>Floating point: return (+\infty) for ( x &gt; 0 ), and (-\infty) if ( x &lt; 0 )</td>
</tr>
</tbody>
</table>
Chapter 5: MicroBlaze Instruction Set Architecture

Formats

MicroBlaze uses two instruction formats: Type A and Type B.

Type A

Type A is used for register-register instructions. It contains the opcode, one destination and two source registers.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Destination Reg</th>
<th>Source Reg A</th>
<th>Source Reg B</th>
<th>Immediate Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
</tr>
</tbody>
</table>

Type B

Type B is used for register-immediate instructions. It contains the opcode, one destination and one source registers, and a source 16-bit immediate value.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Destination Reg</th>
<th>Source Reg A</th>
<th>Immediate Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
</tr>
</tbody>
</table>

Instructions

This section provides descriptions of MicroBlaze instructions. Instructions are listed in alphabetical order. For each instruction Xilinx provides the mnemonic, encoding, a description, pseudocode of its semantics, and a list of registers that it modifies.
add  Arithmetic Add

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>rD, rA, rB</td>
<td>Add</td>
</tr>
<tr>
<td>addc</td>
<td>rD, rA, rB</td>
<td>Add with Carry</td>
</tr>
<tr>
<td>addk</td>
<td>rD, rA, rB</td>
<td>Add and Keep Carry</td>
</tr>
<tr>
<td>addkc</td>
<td>rD, rA, rB</td>
<td>Add with Carry and Keep Carry</td>
</tr>
</tbody>
</table>

### Description
The sum of the contents of registers rA and rB, is placed into register rD.

Bit 3 of the instruction (labeled as K in the figure) is set to one for the mnemonic addk. Bit 4 of the instruction (labeled as C in the figure) is set to one for the mnemonic addc. Both bits are set to one for the mnemonic addkc.

When an add instruction has bit 3 set (addk, addkc), the carry flag will Keep its previous value regardless of the outcome of the execution of the instruction. If bit 3 is cleared (add, addc), then the carry flag will be affected by the execution of the instruction.

When bit 4 of the instruction is set to one (addc, addkc), the content of the carry flag (MSR[C]) affects the execution of the instruction. When bit 4 is cleared (add, addk), the content of the carry flag does not affect the execution of the instruction (providing a normal addition).

### Pseudocode
```
if C = 0 then
  (rD) ← (rA) + (rB)
else
  (rD) ← (rA) + (rB) + MSR[C]
if K = 0 then
  MSR[C] ← CarryOut
```

### Registers Altered
- rD
- MSR[C]

### Latency
1 cycle

### Note
The C bit in the instruction opcode is not the same as the carry bit in the MSR.
The “add r0, r0, r0” (= 0x00000000) instruction is never used by the compiler and usually indicates uninitialized memory. If you are using illegal instruction exceptions you can trap these instructions by setting the MicroBlaze parameter C_OPCODE_0x0_ILLEGAL=1.
addi  Arithmetic Add Immediate

Description
The sum of the contents of registers rA and the value in the IMM field, sign-extended to 32 bits, is placed into register rD. Bit 3 of the instruction (labeled as K in the figure) is set to one for the mnemonic addik. Bit 4 of the instruction (labeled as C in the figure) is set to one for the mnemonic addic. Both bits are set to one for the mnemonic addikc.

When an addi instruction has bit 3 set (addik, addikc), the carry flag will keep its previous value regardless of the outcome of the execution of the instruction. If bit 3 is cleared (addi, addic), then the carry flag will be affected by the execution of the instruction.

When bit 4 of the instruction is set to one (addic, addikc), the content of the carry flag (MSR[C]) affects the execution of the instruction. When bit 4 is cleared (addi, addik), the content of the carry flag does not affect the execution of the instruction (providing a normal addition).

Pseudocode
if C = 0 then
  (rD) ← (rA) + sext(IMM)
else
  (rD) ← (rA) + sext(IMM) + MSR[C]
if K = 0 then
  MSR[C] ← CarryOut

Registers Altered
• rD
• MSR[C]

Latency
1 cycle

Notes
The C bit in the instruction opcode is not the same as the carry bit in the MSR.

By default, Type B Instructions take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
and  Logical AND

\[
\text{and} \quad rD, rA, rB
\]

<table>
<thead>
<tr>
<th>1 0 0 0 1</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>0 0 0 0 0 0 0 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2 2 2 2 2 2 2 2 2 2</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1 1 1 1 1 1 1 1 1 1</td>
</tr>
</tbody>
</table>

**Description**
The contents of register \( rA \) are ANDed with the contents of register \( rB \); the result is placed into register \( rD \).

**Pseudocode**

\[
(rD) \leftarrow (rA) \land (rB)
\]

**Registers Altered**

- \( rD \)

**Latency**

1 cycle
**andi** Logical AND with Immediate

`andi rD, rA, IMM`

<table>
<thead>
<tr>
<th>1 0 1 0 0 1</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**
The contents of register `rA` are ANDed with the value of the IMM field, sign-extended to 32 bits; the result is placed into register `rD`.

**Pseudocode**

```
(rD) ← (rA) ∧ sext(IMM)
```

**Registers Altered**
- `rD`

**Latency**
1 cycle

**Note**
By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an `imm` instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
**andn** Logical AND NOT

```
andn          rD, rA, rB
```

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>rD</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rA</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>rB</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Description

The contents of register rA are ANDed with the logical complement of the contents of register rB; the result is placed into register rD.

Pseudocode

\[
(rD) \leftarrow (rA) \land (\overline{rB})
\]

Registers Altered

- rD

Latency

1 cycle
andni  Logical AND NOT with Immediate

andni  rD, rA, IMM

<table>
<thead>
<tr>
<th>1 0 1 0 1 1</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

The IMM field is sign-extended to 32 bits. The contents of register rA are ANDed with the logical complement of the extended IMM field; the result is placed into register rD.

**Pseudocode**

\[(rD) \leftarrow (rA) \wedge (\text{sext}(\text{IMM}))\]

**Registers Altered**

- rD

**Latency**

1 cycle

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
**beq**  Branch if Equal

```
beq    rA, rB    Branch if Equal
beqd   rA, rB   Branch if Equal with Delay
```

**Description**

Branch if rA is equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic beq will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**

```
If rA = 0 then
    PC ← PC + rB
else
    PC ← PC + 4
if D = 1 then
    allow following instruction to complete execution
```

**Registers Altered**

- PC

**Latency**

- 1 cycle (if branch is not taken)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set)

**Note**

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
Description
Branch if rA is equal to 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic beqid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

Pseudocode
If rA = 0 then
    PC ← PC + sext(IMM)
else
    PC ← PC + 4
if D = 1 then
    allow following instruction to complete execution

Registers Altered
• PC

Latency
• 1 cycle (if branch is not taken, or successful branch prediction occurs)
• 2 cycles (if branch is taken and the D bit is set)
• 3 cycles (if branch is taken and the D bit is not set, or a branch prediction mispredict occurs with C_AREA_OPTIMIZED=0)
• 7-9 cycles (if a branch prediction mispredict occurs with C_AREA_OPTIMIZED=2)

Note
By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
bge  Branch if Greater or Equal

bge  rA, rB  Branch if Greater or Equal
bged rA, rB  Branch if Greater or Equal with Delay

|   |   |   |   |   | D | 0 | 1 | 0 | 1 | rA | rB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | D | 0 | 1 | 0 | 1 | rA | rB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Description**
Branch if rA is greater or equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bged will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**
If rA >= 0 then
    PC ← PC + rB
else
    PC ← PC + 4
if D = 1 then
    allow following instruction to complete execution

**Registers Altered**
- PC

**Latency**
- 1 cycle (if branch is not taken)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set)

**Note**
A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
bgei  Branch Immediate if Greater or Equal

\[
\begin{array}{c c c}
\text{bgei} & \text{rA, IMM} & \text{Branch Immediate if Greater or Equal} \\
\text{bgeid} & \text{rA, IMM} & \text{Branch Immediate if Greater or Equal with Delay} \\
\end{array}
\]

<table>
<thead>
<tr>
<th></th>
<th>D</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Description**

Branch if rA is greater or equal to 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bgeid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**

\[
\begin{align*}
\text{If } rA & \ge 0 \text{ then} \\
& \quad \text{PC} \leftarrow \text{PC} + \text{sext}(\text{IMM}) \\
\text{else} \\
& \quad \text{PC} \leftarrow \text{PC} + 4 \\
& \quad \text{if } D = 1 \text{ then} \\
& \quad \quad \text{allow following instruction to complete execution}
\end{align*}
\]

**Registers Altered**

- PC

**Latency**

- 1 cycle (if branch is not taken, or successful branch prediction occurs)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set, or a branch prediction mispredict occurs with \( \text{C\_AREA\_OPTIMIZED}=0 \))
- 7-9 cycles (if a branch prediction mispredict occurs with \( \text{C\_AREA\_OPTIMIZED}=2 \))

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
Chapter 5: MicroBlaze Instruction Set Architecture

bgt Branch if Greater Than

<p>| | | | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>D</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>rA</td>
<td>rB</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Description
Branch if rA is greater than 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bgtd will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

Pseudocode
If rA > 0 then
   PC ← PC + rB
else
   PC ← PC + 4
   if D = 1 then
      allow following instruction to complete execution

Registers Altered
- PC

Latency
- 1 cycle (if branch is not taken)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set)

Note
A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
**bgti**  Branch Immediate if Greater Than

\[
\text{bgti} \quad rA, \text{IMM} \quad \text{Branch Immediate if Greater Than} \\
\text{bgtid} \quad rA, \text{IMM} \quad \text{Branch Immediate if Greater Than with Delay}
\]

<table>
<thead>
<tr>
<th>1 0 1 1 1 1</th>
<th>D 0 1 0 0</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 6</td>
<td>1 1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>1 6</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Branch if rA is greater than 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bgtid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**

If rA > 0 then
   PC ← PC + sext(IMM)
else
   PC ← PC + 4
   if D = 1 then
      allow following instruction to complete execution

**Registers Altered**

• PC

**Latency**

• 1 cycle (if branch is not taken, or successful branch prediction occurs)
• 2 cycles (if branch is taken and the D bit is set)
• 3 cycles (if branch is taken and the D bit is not set, or a branch prediction mispredict occurs with C\_AREA\_OPTIMIZED=0)
• 7-9 cycles (if a branch prediction mispredict occurs with C\_AREA\_OPTIMIZED=2)

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
Chapter 5: MicroBlaze Instruction Set Architecture

ble  Branch if Less or Equal

<table>
<thead>
<tr>
<th>ble</th>
<th>rA, rB</th>
</tr>
</thead>
<tbody>
<tr>
<td>bled</td>
<td>rA, rB</td>
</tr>
</tbody>
</table>

Branch if Less or Equal

<table>
<thead>
<tr>
<th>bled</th>
<th>rA, rB</th>
</tr>
</thead>
</table>

Branch if Less or Equal with Delay

Description

Branch if rA is less or equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bled will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

Pseudocode

If rA <= 0 then
   PC ← PC + rB
else
   PC ← PC + 4
   if D = 1 then
      allow following instruction to complete execution

Registers Altered

- PC

Latency

- 1 cycle (if branch is not taken)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set)

Note

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
**blei**  
**Branch Immediate if Less or Equal**

<table>
<thead>
<tr>
<th>blei</th>
<th>rA, IMM</th>
<th>Branch Immediate if Less or Equal</th>
</tr>
</thead>
<tbody>
<tr>
<td>bleid</td>
<td>rA, IMM</td>
<td>Branch Immediate if Less or Equal with Delay</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>D</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Branch if rA is less or equal to 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bleid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**

If rA <= 0 then
   PC ← PC + sext(IMM)
else
   PC ← PC + 4
if D = 1 then
   allow following instruction to complete execution

**Registers Altered**

- PC

**Latency**

- 1 cycle (if branch is not taken, or successful branch prediction occurs)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set, or a branch prediction mispredict occurs with C_AREA_OPTIMIZED=0)
- 7-9 cycles (if a branch prediction mispredict occurs with C_AREA_OPTIMIZED=2)

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
**blt**  
Branch if Less Than

blt  rA, rB  Branch if Less Than
bltd rA, rB  Branch if Less Than with Delay

| 1 | 0 | 0 | 1 | 1 | D | 0 | 0 | 1 | 0 | rA | rB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 6 | 1 | 1 | 2 | 3 | 1 | 6 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

**Description**

Branch if rA is less than 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bltd will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**

If rA < 0 then
    PC ← PC + rB
else
    PC ← PC + 4
if D = 1 then
    allow following instruction to complete execution

**Registers Altered**

- PC

**Latency**

- 1 cycle (if branch is not taken)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set)

**Note**

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
Chapter 5: MicroBlaze Instruction Set Architecture

blti Branch Immediate if Less Than

blti rA, IMM Branch Immediate if Less Than
bltid rA, IMM Branch Immediate if Less Than with Delay

<table>
<thead>
<tr>
<th>1 0 1 1 1 1</th>
<th>D 0 0 1 0</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

Branch if rA is less than 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bltid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**

If rA < 0 then
    PC ← PC + sext(IMM)
else
    PC ← PC + 4
if D = 1 then
    allow following instruction to complete execution

**Registers Altered**

- PC

**Latency**

- 1 cycle (if branch is not taken, or successful branch prediction occurs)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set, or a branch prediction mispredict occurs with C\_AREA\_OPTIMIZED=0)
- 7-9 cycles (if a branch prediction mispredict occurs with C\_AREA\_OPTIMIZED=2)

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
**bne** Branch if Not Equal

```
bne rA, rB Branch if Not Equal
bned rA, rB Branch if Not Equal with Delay
```

| 1 0 0 1 1 1 | D 0 0 0 1 | rA | rB | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| 0 | 6 | 1 1 | 2 | 3 |
| 1 | 1 6 | 1 1 | 1 |

**Description**

Branch if rA not equal to 0, to the instruction located in the offset value of rB. The target of the branch will be the instruction at address PC + rB.

The mnemonic bned will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**

```
If rA != 0 then
  PC ← PC + rB
else
  PC ← PC + 4
if D = 1 then
  allow following instruction to complete execution
```

**Registers Altered**

- PC

**Latency**

- 1 cycle (if branch is not taken)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set)

**Note**

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
bnei Branch Immediate if Not Equal

bnei rA, IMM Branch Immediate if Not Equal
bneid rA, IMM Branch Immediate if Not Equal with Delay

| 1 0 1 1 1 1 | D 0 0 0 1 | rA | IMM |
| 0 6 | 1 1 | 6 | 3 |
| 1 | |

**Description**
Branch if rA not equal to 0, to the instruction located in the offset value of IMM. The target of the branch will be the instruction at address PC + IMM.

The mnemonic bneid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

**Pseudocode**

If rA ≠ 0 then
   PC ← PC + sext(IMM)
else
   PC ← PC + 4
if D = 1 then
   allow following instruction to complete execution

**Registers Altered**

- PC

**Latency**

- 1 cycle (if branch is not taken, or successful branch prediction occurs)
- 2 cycles (if branch is taken and the D bit is set)
- 3 cycles (if branch is taken and the D bit is not set, or a branch prediction mispredict occurs with C_AREA_OPTIMIZED=0)
- 7-9 cycles (if a branch prediction mispredict occurs with C_AREA_OPTIMIZED=2)

**Note**
By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
Chapter 5: MicroBlaze Instruction Set Architecture

Unconditional Branch

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>rB</th>
<th>Branch</th>
</tr>
</thead>
<tbody>
<tr>
<td>br</td>
<td></td>
<td>Branch</td>
</tr>
<tr>
<td>bra</td>
<td>rB</td>
<td>Branch Absolute</td>
</tr>
<tr>
<td>brd</td>
<td>rB</td>
<td>Branch with Delay</td>
</tr>
<tr>
<td>brad</td>
<td>rB</td>
<td>Branch Absolute with Delay</td>
</tr>
<tr>
<td>brlad</td>
<td>rD, rB</td>
<td>Branch and Link with Delay</td>
</tr>
<tr>
<td>brald</td>
<td>rD, rB</td>
<td>Branch Absolute and Link with Delay</td>
</tr>
</tbody>
</table>

Description

Branch to the instruction located at address determined by rB.

The mnemonics brlad and brald will set the L bit. If the L bit is set, linking will be performed. The current value of PC will be stored in rD.

The mnemonics bra, brad and brald will set the A bit. If the A bit is set, it means that the branch is to an absolute value and the target is the value in rB, otherwise, it is a relative branch and the target will be PC + rB.

The mnemonics brd, brad, brlad and brald will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction.

If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

Pseudocode

```plaintext
if L = 1 then
    (rD) ← PC
else
    PC ← (rB)
if A = 1 then
    PC ← PC + (rB)
if D = 1 then
    allow following instruction to complete execution
```

Registers Altered

- rD
- PC

Latency

- 2 cycles (if the D bit is set)
- 3 cycles (if the D bit is not set)
**Note**

The instructions brl and brai are not available. A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
Unconditional Branch Immediate

bri IMM Branch Immediate
brai IMM Branch Absolute Immediate
brid IMM Branch Immediate with Delay
braid IMM Branch Absolute Immediate with Delay
brlid rD, IMM Branch and Link Immediate with Delay
bralid rD, IMM Branch Absolute and Link Immediate with Delay

<table>
<thead>
<tr>
<th>1 0 1 1 1 0</th>
<th>rD</th>
<th>D</th>
<th>A</th>
<th>L</th>
<th>0</th>
<th>0</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

**Description**

Branch to the instruction located at address determined by IMM, sign-extended to 32 bits.

The mnemonics bri and brai will set the L bit. If the L bit is set, linking will be performed. The current value of PC will be stored in rD.

The mnemonics brai, braid and braiid will set the A bit. If the A bit is set, it means that the branch is to an absolute value and the target is the value in IMM, otherwise, it is a relative branch and the target will be PC + IMM.

The mnemonics brid, braid, brlid and bralid will set the D bit. The D bit determines whether there is a branch delay slot or not. If the D bit is set, it means that there is a delay slot and the instruction following the branch (that is, in the branch delay slot) is allowed to complete execution before executing the target instruction. If the D bit is not set, it means that there is no delay slot, so the instruction to be executed after the branch is the target instruction.

As a special case, when MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) and “bralid rD, C_BASE_VECTORS+0x8” is used to perform a User Vector Exception, the Machine Status Register bits User Mode and Virtual Mode are cleared.

**Pseudocode**

```plaintext
if L = 1 then
    (rD) ← PC
if A = 1 then
    PC ← sext(IMM)
else
    PC ← PC + sext(IMM)
if D = 1 then
    allow following instruction to complete execution
if D = 1 and A = 1 and L = 1 and IMM = C_BASE_VECTORS+0x8 then
    MSR[UMS] ← MSR[UM]
    MSR[VMS] ← MSR[VM]
    MSR[UM] ← 0
    MSR[VM] ← 0
```
Chapter 5: MicroBlaze Instruction Set Architecture

Registers Altered
- rD
- PC
- MSR[UM], MSR[VM]

Latency
- 1 cycle (if successful branch prediction occurs)
- 2 cycles (if the D bit is set)
- 3 cycles (if the D bit is not set, or a branch prediction mispredict occurs with C_AREA_OPTIMIZED=0)
- 7-9 cycles (if a branch prediction mispredict occurs with C_AREA_OPTIMIZED=2)

Notes
The instructions brli and brali are not available.

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
**brk**  Break

```
brk rD, rB
```

<table>
<thead>
<tr>
<th></th>
<th>rD</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
<td>31</td>
</tr>
</tbody>
</table>

**Description**

Branch and link to the instruction located at address value in rB. The current value of PC will be stored in rD. The BIP flag in the MSR will be set, and the reservation bit will be cleared.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.

**Pseudocode**

```
if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    (rD) ← PC
    PC ← (rB)
    MSR[BIP] ← 1
    Reservation ← 0
```

**Registers Altered**

- rD
- PC
- MSR[BIP]
- ESR[EC], in case a privileged instruction exception is generated

**Latency**

- 3 cycles
**Chapter 5: MicroBlaze Instruction Set Architecture**

**brki** Break Immediate

```
brki  rD, IMM
```

<table>
<thead>
<tr>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>rD</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Branch and link to the instruction located at address value in IMM, sign-extended to 32 bits. The current value of PC will be stored in rD. The BIP flag in the MSR will be set, and the reservation bit will be cleared.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged, except as a special case when “brki rD, C_BASE_VECTORS+0x8” or “brki rD, C_BASE_VECTORS+0x18” is used to perform a Software Break. This means that, apart from the special case, if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.

As a special case, when MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) and “brki rD, C_BASE_VECTORS+0x8” or “brki rD, C_BASE_VECTORS+0x18” is used to perform a Software Break, the Machine Status Register bits User Mode and Virtual Mode are cleared.

**Pseudocode**

```
if MSR[UM] and IMM ≠ C_BASE_VECTORS+0x8 and IMM ≠ C_BASE_VECTORS+0x18 then
    ESR[EC] ← 00111
else
    (rD) ← PC
    PC ← sext(IMM)
    MSR[BIP] ← 1
    Reservation ← 0
    if IMM = C_BASE_VECTORS+0x8 or IMM = C_BASE_VECTORS+0x18 then
        MSR[UM] ← MSR[UM] MSR[UM] ← 0
        MSR[VM] ← MSR[VM] MSR[VM] ← 0
```

**Registers Altered**

- rD, unless an exception is generated, in which case the register is unchanged
- PC
- MSR[BIP], MSR[UM], MSR[VM]
- ESR[EC], in case a privileged instruction exception is generated

**Latency**

- 3 cycles

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

As a special case, the imm instruction does not override a Software Break “brki rD, 0x18” when C_USE_DEBUG is set, irrespective of the value of C_BASE_VECTORS, to allow Software Break after an imm instruction.
Chapter 5: MicroBlaze Instruction Set Architecture

Barrel Shift

bsr l rD, rA, rB Barrel Shift Right Logical
bsra rD, rA, rB Barrel Shift Right Arithmetical
bsll rD, rA, rB Barrel Shift Left Logical

<table>
<thead>
<tr>
<th>S</th>
<th>T</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Description
Shifts the contents of register rA by the amount specified in register rB and puts the result in register rD.

The mnemonic bsll sets the S bit (Side bit). If the S bit is set, the barrel shift is done to the left. The mnemonics bsrl and bsra clear the S bit and the shift is done to the right.

The mnemonic bsra will set the T bit (Type bit). If the T bit is set, the barrel shift performed is Arithmetical. The mnemonics bsrl and bsll clear the T bit and the shift performed is Logical.

Pseudocode

```java
if S = 1 then
    (rD) ← (rA) << (rB)[27:31]
else
    if T = 1 then
        if ((rB)[27:31]) ≠ 0 then
            (rD)[0:(rB)[27:31]-1] ← (rA)[0]
            (rD)[(rB)[27:31]:31] ← (rA) >> (rB)[27:31]
        else
            (rD) ← (rA)
    else
        (rD) ← (rA) >> (rB)[27:31]
```

Registers Altered
- rD

Latency
- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

Note
These instructions are optional. To use them, MicroBlaze has to be configured to use barrel shift instructions (C_USE_BARREL=1).
Chapter 5: MicroBlaze Instruction Set Architecture

bsi

**Barrel Shift Immediate**

<table>
<thead>
<tr>
<th>bsrl</th>
<th>rD, rA, IMM</th>
<th>Barrel Shift Right Logical Immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>bsra</td>
<td>rD, rA, IMM</td>
<td>Barrel Shift Right Arithmetical Immediate</td>
</tr>
<tr>
<td>bssl</td>
<td>rD, rA, IMM</td>
<td>Barrel Shift Left Logical Immediate</td>
</tr>
<tr>
<td>bsefi</td>
<td>rD, rA, IMM_W, IMM_S</td>
<td>Barrel Shift Extract Field Immediate</td>
</tr>
<tr>
<td>bsifi</td>
<td>rD, rA, Width^1, IMM_S</td>
<td>Barrel Shift Insert Field Immediate</td>
</tr>
</tbody>
</table>

1. Width = IMM_W - IMM_S + 1

### Description

The first three instructions shift the contents of register rA by the amount specified by IMM and put the result in register rD.

Barrel Shift Extract Field extracts a bit field from register rA and puts the result in register rD. The bit field width is specified by IMM_W and the shift amount is specified by IMM_S. The bit field width must be in the range 1 - 31, and the condition IMM_W + IMM_S ≤ 32 must apply.

Barrel Shift Insert Field inserts a bit field from register rA into register rD, modifying the existing value in register rD. The bit field width is defined by IMM_W - IMM_S + 1, and the shift amount is specified by IMM_S. The condition IMM_W > IMM_S must apply.

The mnemonic bsll sets the S bit (Side bit). If the S bit is set, the barrel shift is done to the left. The mnemonics bsrl and bsra clear the S bit and the shift is done to the right.

The mnemonic bsra sets the T bit (Type bit). If the T bit is set, the barrel shift performed is Arithmetical. The mnemonics bsrl and bsra clear the T bit and the shift performed is Logical.

The mnemonic bsefi sets the E bit (Extract bit). In this case the S and T bits are not used.

The mnemonic bsifi sets the I bit (Insert bit). In this case the S and T bits are not used.
Pseudocode

if E = 1 then
    \((rD)_{[0:31-\text{IMM}_W]} \leftarrow 0\)
    \((rD)_{[32-\text{IMM}_W:31]} \leftarrow (rA) >> \text{IMM}_S\)
else if I = 1 then
    \(\text{mask} \leftarrow (0xffffffff << (\text{IMM}_S + 1)) \oplus (0xffffffff << \text{IMM}_S)\)
    \((rD) \leftarrow ((rA) << \text{IMM}_S) \land \text{mask} \lor ((rD) \land \text{mask})\)
else if S = 1 then
    \((rD) \leftarrow (rA) \ll \text{IMM}\)
else if T = 1 then
    if \(\text{IMM} \neq 0\) then
        \((rD)_{[0:\text{IMM}-1]} \leftarrow (rA)[0]\)
        \((rD)_{[\text{IMM}:31]} \leftarrow (rA) >> \text{IMM}\)
    else
        \((rD) \leftarrow (rA)\)
else
    \((rD) \leftarrow (rA) \ll \text{IMM}\)


Registers Altered

- \(rD\)

Latency

- 1 cycle with \(\text{C\_AREA\_OPTIMIZED}=0\) or 2
- 2 cycles with \(\text{C\_AREA\_OPTIMIZED}=1\)

Notes

These are not Type B Instructions. There is no effect from a preceding imm instruction.

These instructions are optional. To use them, MicroBlaze has to be configured to use barrel shift instructions (\(\text{C\_USE\_BARREL}=1\)).

The assembler code “bsifi rD, rA, width, shift” denotes the actual bit field width, not the \(\text{IMM}_W\) field, which is computed by \(\text{IMM}_W = \text{shift} + \text{width} - 1\).
**clz**  
Count Leading Zeros

\[ \text{clz} \quad rD, rA \quad \text{Count leading zeros in } rA \]

<table>
<thead>
<tr>
<th>0 0 0 1 0 0</th>
<th>0 0 0 0 0 0 0 1 1 1 0 0 0 0</th>
<th>0 6 1 1 2 3 1 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
</tr>
</tbody>
</table>

**Description**  
This instruction counts the number of leading zeros in register \( rA \) starting from the most significant bit. The result is a number between 0 and 32, stored in register \( rD \).

The result in \( rD \) is 32 when \( rA \) is 0, and it is 0 if \( rA \) is 0xFFFFFFFF.

**Pseudocode**

\[
\begin{align*}
    & n \leftarrow 0 \\
    & \text{while } (rA)[n] = 0 \\
    & \quad n \leftarrow n + 1 \\
    & (rD) \leftarrow n
\end{align*}
\]

**Registers Altered**

- \( rD \)

**Latency**

- 1 cycle

**Notes**

This instruction is only available when the parameter `C_USE_PCMP_INSTR` is set to 1.
**cmp** Integer Compare

- **cmp** $rD, rA, rB$ compare $rB$ with $rA$ (signed)
- **cmpu** $rD, rA, rB$ compare $rB$ with $rA$ (unsigned)

<table>
<thead>
<tr>
<th>$rD$</th>
<th>$rA$</th>
<th>$rB$</th>
<th>$U$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 6 1</td>
<td>1 1</td>
<td>2 1</td>
<td>3 1</td>
</tr>
</tbody>
</table>

**Description**

The contents of register $rA$ is subtracted from the contents of register $rB$ and the result is placed into register $rD$.

The MSB bit of $rD$ is adjusted to shown true relation between $rA$ and $rB$. If the $U$ bit is set, $rA$ and $rB$ is considered unsigned values. If the $U$ bit is clear, $rA$ and $rB$ is considered signed values.

**Pseudocode**

$(rD) \leftarrow (rB) + (\overline{rA}) + 1$

$(rD)(MSB) \leftarrow (rA) > (rB)$

**Registers Altered**

- $rD$

**Latency**

- 1 cycle
fadd Floating Point Arithmetic Add

\[ \text{fadd } rD, rA, rB \text{ Add} \]

| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 6 | 11 | 16 | 21 | 31 |

**Description**
The floating point sum of registers \( rA \) and \( rB \), is placed into register \( rD \).

**Pseudocode**

\[
\text{if isDnz}(rA) \text{ or isDnz}(rB) \text{ then} \\
(rD) \leftarrow 0xFFFFFFFF \\
\text{FSR[DO]} \leftarrow 1 \\
\text{ESR[EC]} \leftarrow 00110 \\
\text{else if isSigNaN}(rA) \text{ or isSigNaN}(rB) \text{ or} \\
(\text{isPosInfinite}(rA) \text{ and isNegInfinite}(rB)) \text{ or} \\
(\text{isNegInfinite}(rA) \text{ and isPosInfinite}(rB)) \text{ then} \\
(rD) \leftarrow 0xFFFFFFFF \\
\text{FSR[IO]} \leftarrow 1 \\
\text{ESR[EC]} \leftarrow 00110 \\
\text{else if isQuietNaN}(rA) \text{ or isQuietNaN}(rB) \text{ then} \\
(rD) \leftarrow 0xFFFFFFFF \\
\text{else if isDnz}((rA)+(rB)) \text{ then} \\
(rD) \leftarrow \text{signZero}((rA)+(rB)) \\
\text{FSR[UF]} \leftarrow 1 \\
\text{ESR[EC]} \leftarrow 00110 \\
\text{else if isNaN}((rA)+(rB)) \text{ then} \\
(rD) \leftarrow \text{signInfinite}((rA)+(rB)) \\
\text{FSR[OF]} \leftarrow 1 \\
\text{ESR[EC]} \leftarrow 00110 \\
\text{else} \\
(rD) \leftarrow (rA) + (rB)
\]

**Registers Altered**
- \( rD \), unless an FP exception is generated, in which case the register is unchanged
- \( \text{ESR[EC]} \), if an FP exception is generated
- \( \text{FSR[IO,UF,OF,DO]} \)

**Latency**
- 4 cycles with \( \text{C\_AREA\_OPTIMIZED}=0 \)
- 6 cycles with \( \text{C\_AREA\_OPTIMIZED}=1 \)
- 1 cycle with \( \text{C\_AREA\_OPTIMIZED}=2 \)

**Note**
This instruction is only available when the MicroBlaze parameter \( \text{C\_USE\_FPU} \) is greater than 0.
frsub  Reverse Floating Point Arithmetic Subtraction

frsub  rD, rA, rB  Reverse subtract

<table>
<thead>
<tr>
<th>0 1 0 1 1 0</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>0 0 0 1 0 0 0 0 0 0 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
</tr>
</tbody>
</table>

**Description**
The floating point value in rA is subtracted from the floating point value in rB and the result is placed into register rD.

**Pseudocode**
```
if isDnz(rA) or isDnz(rB) then
  (rD) ← 0xFFC00000
  FSR[DO] ← 1
  ESR[EC] ← 00110
else if (isSigNaN(rA) or isSigNaN(rB) or
  (isPosInfinite(rA) and isPosInfinite(rB)) or
  (isNegInfinite(rA) and isNegInfinite(rB))) then
  (rD) ← 0xFFC00000
  FSR[IO] ← 1
  ESR[EC] ← 00110
else if isQuietNaN(rA) or isQuietNaN(rB) then
  (rD) ← 0xFFC00000
else if isDnz((rB)-(rA)) then
  (rD) ← signZero((rB)-(rA))
  FSR[UF] ← 1
  ESR[EC] ← 00110
else if isNaN((rB)-(rA)) then
  (rD) ← signInfinite((rB)-(rA))
  FSR[OF] ← 1
  ESR[EC] ← 00110
else
  (rD) ← (rB) - (rA)
```

**Registers Altered**
- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC], if an FP exception is generated
- FSR[IO,UF,OF,DO]

**Latency**
- 4 cycles with C_AREA_OPTIMIZED=0
- 6 cycles with C_AREA_OPTIMIZED=1
- 1 cycle with C_AREA_OPTIMIZED=2

**Note**
This instruction is only available when the MicroBlaze parameter C_USE_FPU is greater than 0.
Chapter 5: MicroBlaze Instruction Set Architecture

### fmul

**Floating Point Arithmetic Multiplication**

<table>
<thead>
<tr>
<th></th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>010110</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
</tr>
</tbody>
</table>

**Description**
The floating point value in rA is multiplied with the floating point value in rB and the result is placed into register rD.

**Pseudocode**

```plaintext
if isDnz(rA) or isDnz(rB) then
    (rD) ← 0xFFC00000
    FSR[DO] ← 1
    ESR[EC] ← 00110
else
    if isSigNaN(rA) or isSigNaN(rB) or (isZero(rA) and isInfinite(rB)) or
        (isZero(rB) and isInfinite(rA)) then
        (rD) ← 0xFFC00000
        FSR[IO] ← 1
        ESR[EC] ← 00110
    else if isQuietNaN(rA) or isQuietNaN(rB) then
        (rD) ← 0xFFC00000
    else if isDnz((rB)*(rA)) then
        (rD) ← signZero((rA)*(rB))
        FSR[UF] ← 1
        ESR[EC] ← 00110
    else if isNaN((rB)*(rA)) then
        (rD) ← signInfinite((rB)*(rA))
        FSR[OF] ← 1
        ESR[EC] ← 00110
    else
        (rD) ← (rB) * (rA)
```

**Registers Altered**
- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC], if an FP exception is generated
- FSR[IO,UF,OF,DO]

**Latency**
- 4 cycles with `C_AREA_OPTIMIZED=0`
- 6 cycles with `C_AREA_OPTIMIZED=1`
- 1 cycle with `C_AREA_OPTIMIZED=2`

**Note**
This instruction is only available when the MicroBlaze parameter `C_USE_FPU` is greater than 0.
Floating Point Arithmetic Division

The floating point value in rB is divided by the floating point value in rA and the result is placed into register rD.

Pseudocode

\[
\text{if isDnz}(rA) \text{ or } \text{isDnz}(rB) \text{ then }
\]

\[
\begin{align*}
\text{(rD)} & \leftarrow 0xFFC00000 \\
\text{FSR}[DO] & \leftarrow 1 \\
\text{ESR}[EC] & \leftarrow 00110
\end{align*}
\]

\text{else if isSigNaN}(rA) \text{ or } \text{isSigNaN}(rB) \text{ or } (\text{isZero}(rA) \text{ and isZero}(rB)) \text{ or }
\]

\[
(\text{isInfinite}(rA) \text{ and isInfinite}(rB)) \text{ then }
\]

\[
\begin{align*}
\text{(rD)} & \leftarrow 0xFFC00000 \\
\text{FSR}[IO] & \leftarrow 1 \\
\text{ESR}[EC] & \leftarrow 00110
\end{align*}
\]

\text{else if isQuietNaN}(rA) \text{ or } \text{isQuietNaN}(rB) \text{ then }
\]

\[
\begin{align*}
\text{(rD)} & \leftarrow \text{signInfinite}((rB)/(rA)) \\
\text{FSR}[DZ] & \leftarrow 1 \\
\text{ESR}[EC] & \leftarrow 00110
\end{align*}
\]

\text{else if isDnz}((rB) / (rA)) \text{ then }
\]

\[
\begin{align*}
\text{(rD)} & \leftarrow \text{signZero}((rB) / (rA)) \\
\text{FSR}[UF] & \leftarrow 1 \\
\text{ESR}[EC] & \leftarrow 00110
\end{align*}
\]

\text{else if isNaN}((rB)/(rA)) \text{ then }
\]

\[
\begin{align*}
\text{(rD)} & \leftarrow \text{signInfinite}((rB)/(rA)) \\
\text{FSR}[OF] & \leftarrow 1 \\
\text{ESR}[EC] & \leftarrow 00110
\end{align*}
\]

\text{else }
\]

\[
\text{(rD)} \leftarrow (rB) / (rA)
\]

Registers Altered

- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC], if an FP exception is generated
- FSR[IO,UF,OF,DO,DZ]

Latency

- 28 cycles with C\_AREA\_OPTIMIZED=0, 30 cycles with C\_AREA\_OPTIMIZED=1, 24 cycles with C\_AREA\_OPTIMIZED=2

Note

This instruction is only available when the MicroBlaze parameter C\_USE\_FPU is greater than 0.
**fcmp** Floating Point Number Comparison

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fcmp.un</td>
<td>Unordered floating point comparison</td>
</tr>
<tr>
<td>fcmp.lt</td>
<td>Less-than floating point comparison</td>
</tr>
<tr>
<td>fcmp.eq</td>
<td>Equal floating point comparison</td>
</tr>
<tr>
<td>fcmp.le</td>
<td>Less-or-Equal floating point comparison</td>
</tr>
<tr>
<td>fcmp.gt</td>
<td>Greater-than floating point comparison</td>
</tr>
<tr>
<td>fcmp.ne</td>
<td>Not-Equal floating point comparison</td>
</tr>
<tr>
<td>fcmp.ge</td>
<td>Greater-or-Equal floating point comparison</td>
</tr>
</tbody>
</table>

**Description**

The floating point value in rB is compared with the floating point value in rA and the comparison result is placed into register rD. The OpSel field in the instruction code determines the type of comparison performed.

**Pseudocode**

```pseudocode
if isDnz(rA) or isDnz(rB) then
    (rD) ← 0
    FSR[DO] ← 1
    ESR[EC] ← 00110
else
    (read out behavior from Table 5-2)
```

**Registers Altered**

- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC], if an FP exception is generated
- FSR[IO,DO]

**Latency**

- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 3 cycles with C_AREA_OPTIMIZED=1

**Note**

These instructions are only available when the MicroBlaze parameter C_USE_FPU is greater than 0.

Table 5-2, page 217 lists the floating point comparison operations.
### Table 5-2: Floating Point Comparison Operation

<table>
<thead>
<tr>
<th>Comparison Type</th>
<th>OpSel</th>
<th>(rB) &gt; (rA)</th>
<th>(rB) &lt; (rA)</th>
<th>(rB) = (rA)</th>
<th>isSigNaN(rA) or isSigNaN(rB)</th>
<th>isQuietNaN(rA) or isQuietNaN(rB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Description</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Unordered</td>
<td>000</td>
<td>(rD) ← 0</td>
<td>(rD) ← 0</td>
<td>(rD) ← 0</td>
<td>(rD) ← 1</td>
<td>ESR[EC] ← 00110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Less-than</td>
<td>001</td>
<td>(rD) ← 0</td>
<td>(rD) ← 1</td>
<td>(rD) ← 0</td>
<td>(rD) ← 0</td>
<td>FSR[IO] ← 00110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ESR[EC] ← 00110</td>
</tr>
<tr>
<td>Equal</td>
<td>010</td>
<td>(rD) ← 0</td>
<td>(rD) ← 0</td>
<td>(rD) ← 1</td>
<td>(rD) ← 0</td>
<td>FSR[IO] ← 00110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ESR[EC] ← 00110</td>
</tr>
<tr>
<td>Less-or-equal</td>
<td>011</td>
<td>(rD) ← 0</td>
<td>(rD) ← 1</td>
<td>(rD) ← 1</td>
<td>(rD) ← 0</td>
<td>FSR[IO] ← 00110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ESR[EC] ← 00110</td>
</tr>
<tr>
<td>Greater-than</td>
<td>100</td>
<td>(rD) ← 1</td>
<td>(rD) ← 0</td>
<td>(rD) ← 0</td>
<td>(rD) ← 0</td>
<td>FSR[IO] ← 00110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ESR[EC] ← 00110</td>
</tr>
<tr>
<td>Not-equal</td>
<td>101</td>
<td>(rD) ← 1</td>
<td>(rD) ← 1</td>
<td>(rD) ← 0</td>
<td>(rD) ← 1</td>
<td>FSR[IO] ← 00110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ESR[EC] ← 00110</td>
</tr>
<tr>
<td>Greater-or-equal</td>
<td>110</td>
<td>(rD) ← 1</td>
<td>(rD) ← 0</td>
<td>(rD) ← 1</td>
<td>(rD) ← 0</td>
<td>FSR[IO] ← 00110</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ESR[EC] ← 00110</td>
</tr>
</tbody>
</table>
flt  Floating Point Convert Integer to Float

flt rD, rA

|   | 0 | 1 | 0 | 1 | 0 |   | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|   | 0 | 6 | 11 | 16 | 21 |   | 0 | 1 | 6 | 11 | 16 | 21 | 0 | 0 | 0 | 0 | 0 | 0 |

**Description**
Converts the signed integer in register rA to floating point and puts the result in register rD. This is a 32-bit rounding signed conversion that will produce a 32-bit floating point result.

**Pseudocode**

(rD) ← float ((rA))

**Registers Altered**
- rD

**Latency**
- 4 cycles with \( \text{C\_AREA\_OPTIMIZED}=0 \)
- 6 cycles with \( \text{C\_AREA\_OPTIMIZED}=1 \)
- 1 cycle with \( \text{C\_AREA\_OPTIMIZED}=2 \)

**Note**
This instruction is only available when the MicroBlaze parameter \( \text{C\_USE\_FPU} \) is set to 2 (Extended).
fint Floating Point Convert Float to Integer

fint rD, rA

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
<td>31</td>
</tr>
</tbody>
</table>

**Description**
Converts the floating point number in register rA to a signed integer and puts the result in register rD. This is a 32-bit signed conversion that will produce a 32-bit integer result.

**Pseudocode**

```plaintext
if isDnz(rA) then
    (rD) ← 0xFFFFC00000
    FSR[DO] ← 1
    ESR[EC] ← 00110
else if isNaN(rA) then
    (rD) ← 0xFFFFC00000
    FSR[IO] ← 1
    ESR[EC] ← 00110
else if isInf(rA) or (rA) < -231 or (rA) > 231 - 1 then
    (rD) ← 0xFFFFC00000
    FSR[IO] ← 1
    ESR[EC] ← 00110
else
    (rD) ← int ((rA))
```

**Registers Altered**
- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC], if an FP exception is generated
- FSR[IO,DO]

**Latency**
- 5 cycles with C_AREA_OPTIMIZED=0
- 7 cycles with C_AREA_OPTIMIZED=1
- 2 cycles with C_AREA_OPTIMIZED=2

**Note**
This instruction is only available when the MicroBlaze parameter C_USE_FPU is set to 2 (Extended).
fsqrt Floating Point Arithmetic Square Root

fsqrt rD, rA

<table>
<thead>
<tr>
<th>0 1 0 1 1 0</th>
<th>rD</th>
<th>rA</th>
<th>0</th>
<th>0 1 1 1 0 0 0 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21 31</td>
</tr>
</tbody>
</table>

**Description**
Performs a floating point square root on the value in rA and puts the result in register rD.

**Pseudocode**

```
if isDnz(rA) then
    (rD) ← 0xFFC00000
    FSR[DO] ← 1
    ESR[EC] ← 00110
else if isSigNaN(rA) then
    (rD) ← 0xFFC00000
    FSR[IO] ← 1
    ESR[EC] ← 00110
else if isQuietNaN(rA) then
    (rD) ← 0xFFC00000
else if (rA) < 0 then
    (rD) ← 0xFFC00000
else if (rA) = -0 then
    (rD) ← -0
else
    (rD) ← sqrt ((rA))
```

**Registers Altered**

- rD, unless an FP exception is generated, in which case the register is unchanged
- ESR[EC], if an FP exception is generated
- FSR[IO,DO]

**Latency**

- 27 cycles with C_AREA_OPTIMIZED=0
- 29 cycles with C_AREA_OPTIMIZED=1
- 23 cycles with C_AREA_OPTIMIZED=2

**Note**
This instruction is only available when the MicroBlaze parameter C_USE_FPU is set to 2 (Extended).
get get from stream interface

tneaget rD, FSLx  get data from link x
  t = test-only
  n = non-blocking
  e = exception if control bit set
  a = atomic

tncaget rD, FSLx  get control from link x
  t = test-only
  n = non-blocking
  e = exception if control bit not set
  a = atomic

| 0 | 1 | 1 | 0 | 1 | 1 | rD | 0 | 0 | 0 | 0 | 0 | n | c | t | a | e | 0 | 0 | 0 | 0 | 0 | 0 | FSLx |
| 0 | 6 | 11 | 16 | 28 | 31 |

Description

MicroBlaze will read from the link x interface and place the result in register rD. If the available number of links set by C_FSL_LINKS is less than or equal to FSLx, link 0 is used.

The get instruction has 32 variants.

The blocking versions (when ‘n’ bit is ‘0’) will stall MicroBlaze until the data from the interface is valid. The non-blocking versions will not stall micro blaze and will set carry to ‘0’ if the data was valid and to ‘1’ if the data was invalid. In case of an invalid access the destination register contents is undefined.

All data get instructions (when ‘c’ bit is ‘0’) expect the control bit from the interface to be ‘0’. If this is not the case, the instruction will set MSR[FSL] to ‘1’. All control get instructions (when ‘c’ bit is ‘1’) expect the control bit from the interface to be ‘1’. If this is not the case, the instruction will set MSR[FSL] to ‘1’.

The exception versions (when ‘e’ bit is ‘1’) will generate an exception if there is a control bit mismatch. In this case ESR is updated with EC set to the exception cause and ESS set to the link index. The target register, rD, is not updated when an exception is generated, instead the data is stored in EDR.

The test versions (when ‘t’ bit is ‘1’) will be handled as the normal case, except that the read signal to the link is not asserted.

Atomic versions (when ‘a’ bit is ‘1’) are not interruptible. This means that a sequence of atomic instructions can be grouped together without an interrupt breaking the program flow. However, note that exceptions may still occur.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) and not explicitly allowed by setting C_MMU_PRIVILEGED_INSTR to 1 these instructions are privileged. This means that if these instructions are attempted in User Mode (MSR[UM]=1) a Privileged Instruction exception occurs.
Chapter 5: MicroBlaze Instruction Set Architecture

Pseudocode

if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    x ← FSLx
    if x >= C_FSL_LINKS then
        x ← 0
    (rD) ← Sx_AXIS_TDATA
    if (n = 1) then
        MSR[Carry] ← Sx_AXIS_TVALID
    if Sx_AXIS_TLAST ≠ c and Sx_AXIS_TVALID then
        MSR[FSL] ← 1
    if (e = 1) then
        ESR[EC] ← 00000
        ESR[ESS] ← instruction bits [28:31]
        EDR ← Sx_AXIS_TDATA

Registers Altered

- rD, unless an exception is generated, in which case the register is unchanged
- MSR[FSL]
- MSR[Carry]
- ESR[EC], in case a stream exception or a privileged instruction exception is generated
- ESR[ESS], in case a stream exception is generated
- EDR, in case a stream exception is generated

Latency

- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

The blocking versions of this instruction will stall the pipeline of MicroBlaze until the instruction can be completed. Interrupts are served when the parameter C_USE_EXTENDED_FSL_INSTR is set to 1, and the instruction is not atomic.

Note

To refer to an FSLx interface in assembly language, use rfsl0, rfsl1, ... rfsl15.

The blocking versions of this instruction should not be placed in a delay slot when the parameter C_USE_EXTENDED_FSL_INSTR is set to 1, since this prevents interrupts from being served.

For non-blocking versions, an rsucb instruction can be used to decrement an index variable.

The ‘e’ bit does not have any effect unless C_FSL_EXCEPTION is set to 1.

These instructions are only available when the MicroBlaze parameter C_FSL_LINKS is greater than 0.

The extended instructions (exception, test and atomic versions) are only available when the MicroBlaze parameter C_USE_EXTENDED_FSL_INSTR is set to 1.

It is not recommended to allow these instructions in user mode, unless absolutely necessary for performance reasons, since that removes all hardware protection preventing incorrect use of a link.
**getd** get from stream interface dynamic

```
tneagetd  rD, rB  get data from link rB[28:31]
t = test-only
n = non-blocking
e = exception if control bit set
a = atomic
tnecagetd  rD, rB  get control from link rB[28:31]
t = test-only
n = non-blocking
e = exception if control bit not set
a = atomic
```

### Description
MicroBlaze will read from the interface defined by the four least significant bits in rB and place the result in register rD. If the available number of links set by C_FSL_LINKS is less than or equal to the four least significant bits in rB, link 0 is used.

The getd instruction has 32 variants.

The blocking versions (when ‘n’ bit is ‘0’) will stall MicroBlaze until the data from the interface is valid. The non-blocking versions will not stall micro blaze and will set carry to ‘0’ if the data was valid and to ‘1’ if the data was invalid. In case of an invalid access the destination register contents is undefined.

All data get instructions (when ‘c’ bit is ‘0’) expect the control bit from the interface to be ‘0’. If this is not the case, the instruction will set MSR[FSL] to ‘1’. All control get instructions (when ‘c’ bit is ‘1’) expect the control bit from the interface to be ‘1’. If this is not the case, the instruction will set MSR[FSL] to ‘1’.

The exception versions (when ‘e’ bit is ‘1’) will generate an exception if there is a control bit mismatch. In this case ESR is updated with EC set to the exception cause and ESS set to the link index. The target register, rD, is not updated when an exception is generated, instead the data is stored in EDR.

The test versions (when ‘t’ bit is ‘1’) will be handled as the normal case, except that the read signal to the link is not asserted.

Atomic versions (when ‘a’ bit is ‘1’) are not interruptible. This means that a sequence of atomic instructions can be grouped together without an interrupt breaking the program flow. However, note that exceptions may still occur.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) and not explicitly allowed by setting C_MMU_PRIVILEGED_INSTR to 1 these instructions are privileged. This means that if these instructions are attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.
**Pseudocode**

```plaintext
if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    x ← rB[28:31]
    if x >= C_FSL_LINKS then
        x ← 0
    (rD) ← Sx_AXIS_TDATA
    if (n = 1) then
        MSR[Carry] ← Sx_AXIS_TVALID
    if Sx_AXIS_TLAST ≠ c and Sx_AXIS_TVALID then
        MSR[FSL] ← 1
    if (e = 1) then
        ESR[EC] ← 00000
        ESR[ESS] ← rB[28:31]
        EDR ← Sx_AXIS_TDATA
```

**Registers Altered**
- rD, unless an exception is generated, in which case the register is unchanged
- MSR[FSL]
- MSR[Carry]
- ESR[EC], in case a stream exception or a privileged instruction exception is generated
- ESR[ESS], in case a stream exception is generated
- EDR, in case a stream exception is generated

**Latency**
- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

The blocking versions of this instruction will stall the pipeline of MicroBlaze until the instruction can be completed. Interrupts are served unless the instruction is atomic, which ensures that the instruction cannot be interrupted.

**Note**
The blocking versions of this instruction should not be placed in a delay slot, since this prevents interrupts from being served.

For non-blocking versions, an rsucb instruction can be used to decrement an index variable.

The ‘e’ bit does not have any effect unless C_FSL_EXCEPTION is set to 1.

These instructions are only available when the MicroBlaze parameter C_FSL_LINKS is greater than 0 and the parameter C_USE_EXTENDED_FSL_INSTR is set to 1.

It is not recommended to allow these instructions in user mode, unless absolutely necessary for performance reasons, since that removes all hardware protection preventing incorrect use of a link.
idiv  Integer Divide

idiv  rD, rA, rB  divide rB by rA (signed)
idivu rD, rA, rB  divide rB by rA (unsigned)

|   0   | 1 | 0 | 0 | 1 | 0 | rD | rA | rB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | U | 0 |
|-------|---|---|---|---|---|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 0     | 6 | 1 | 1 | 2 |   | 0  |    |    | 3 |
| 1     | 6 | 1 | 1 |   | 1 |

**Description**
The contents of register rB is divided by the contents of register rA and the result is placed into register rD.

If the U bit is set, rA and rB are considered unsigned values. If the U bit is clear, rA and rB are considered signed values.

If the value of rA is 0 (divide by zero), the DZO bit in MSR will be set and the value in rD will be 0, unless an exception is generated.

If the U bit is clear, the value of rA is -1, and the value of rB is -2147483648 (divide overflow), the DZO bit in MSR will be set and the value in rD will be -2147483648, unless an exception is generated.

**Pseudocode**

```plaintext
if (rA) = 0 then
  (rD)  <- 0
  MSR[DZO] <- 1
  ESR[EC]  <- 00101
  ESR[DEC] <- 0
else if U = 0 and (rA) = -1 and (rB) = -2147483648 then
  (rD)  <- -2147483648
  MSR[DZO] <- 1
  ESR[EC]  <- 00101
  ESR[DEC] <- 1
else
  (rD)  <- (rB) / (rA)
```

**Registers Altered**
- rD, unless a divide exception is generated, in which case the register is unchanged
- MSR[DZO], if divide by zero or divide overflow occurs
- ESR[EC], if divide by zero or divide overflow occurs

**Latency**
- 1 cycle if (rA) = 0, otherwise 34 cycles with C_AREA_OPTIMIZED=0
- 1 cycle if (rA) = 0, otherwise 35 cycles with C_AREA_OPTIMIZED=1
- 1 cycle if (rA) = 0, otherwise 30 cycles with C_AREA_OPTIMIZED=2

**Note**
This instruction is only valid if MicroBlaze is configured to use a hardware divider (C_USE_DIV = 1).
**Immediate**

**Immediate**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>3</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

The instruction imm loads the IMM value into a temporary register. It also locks this value so it can be used by the following instruction and form a 32-bit immediate value.

The instruction imm is used in conjunction with Type B instructions. Since Type B instructions have only a 16-bit immediate value field, a 32-bit immediate value cannot be used directly. However, 32-bit immediate values can be used in MicroBlaze. By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. The imm instruction locks the 16-bit IMM value temporarily for the next instruction. A Type B instruction that immediately follows the imm instruction will then form a 32-bit immediate value from the 16-bit IMM value of the imm instruction (upper 16 bits) and its own 16-bit immediate value field (lower 16 bits). If no Type B instruction follows the imm instruction, the locked value gets unlocked and becomes useless.

**Latency**

- 1 cycle

**Notes**

The imm instruction and the Type B instruction following it are atomic; consequently, no interrupts are allowed between them.

The assembler provided by Xilinx automatically detects the need for imm instructions. When a 32-bit IMM value is specified in a Type B instruction, the assembler converts the IMM value to a 16-bit one to assemble the instruction and inserts an imm instruction before it in the executable file.
Chapter 5: MicroBlaze Instruction Set Architecture

**lbu**  
Load Byte Unsigned

**Syntax:**

\[ lbu \text{ } rD, \text{ } rA, \text{ } rB \]

\[ lbur \text{ } rD, \text{ } rA, \text{ } rB \]

\[ lbuea \text{ } rD, \text{ } rA, \text{ } rB \]

**Description**

Loads a byte (8 bits) from the memory location that results from adding the contents of registers \( rA \) and \( rB \). The data is placed in the least significant byte of register \( rD \) and the other three bytes in \( rD \) are cleared.

If the R bit is set, a byte reversed memory location is used, loading data with the opposite endianness of the endianness defined by the E bit (if virtual protected mode is enabled).

If the EA bit is set, an extended address is used, formed by concatenating \( rA \) and \( rB \) instead of adding them.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if access is prevented by a no-access-allowed zone protection. This only applies to accesses with user mode and virtual protected mode enabled.

**Pseudocode**

```plaintext
if EA = 1 then
    Addr ← (rA) & (rB)
else
    Addr ← (rA) + (rB)
if TLB_Miss(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10010; ESR[S] ← 0
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Access_Protected(Addr) and MSR[UM] = 1 and MSR[VM] = 1 then
    ESR[EC] ← 10000; ESR[S] ← 0; ESR[DIZ] ← 1
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else
    (rD)[24:31] ← Mem(Addr)
    (rD)[0:23] ← 0
```

**Registers Altered**

- \( rD \), unless an exception is generated, in which case the register is unchanged
- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if an exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated
Latency

- 1 cycle with \texttt{C\_AREA\_OPTIMIZED}=0 or 2
- 2 cycles with \texttt{C\_AREA\_OPTIMIZED}=1

\textbf{Note}

The byte reversed instruction is only valid if MicroBlaze is configured to use reorder instructions (\texttt{C\_USE\_REORDER\_INSTR} = 1).

The extended address instruction is only valid if MicroBlaze is configured to use extended address (\texttt{C\_ADDR\_SIZE} > 32).
lbui  Load Byte Unsigned Immediate

lbui  rD, rA, IMM

<table>
<thead>
<tr>
<th>1 1 1 0 0 0</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
</tr>
</tbody>
</table>

**Description**

Loads a byte (8 bits) from the memory location that results from adding the contents of register rA with the value in IMM, sign-extended to 32 bits. The data is placed in the least significant byte of register rD and the other three bytes in rD are cleared.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if access is prevented by a no-access-allowed zone protection. This only applies to accesses with user mode and virtual protected mode enabled.

**Pseudocode**

 Addr ← (rA) + sext(IMM)

if TLB_Miss(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10010; ESR[S] ← 0
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Access_Protected(Addr) and MSR[UM] = 1 and MSR[VM] = 1 then
    ESR[EC] ← 10000; ESR[S] ← 0; ESR[DIZ] ← 1
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else
    (rD)[24:31] ← Mem(Addr)
    (rD)[0:23] ← 0

**Registers Altered**

- rD, unless an exception is generated, in which case the register is unchanged
- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if an exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated

**Latency**

- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
## lhu

**Load Halfword Unsigned**

```assembly
lhu rD, rA, rB
lhur rD, rA, rB
lhuea rD, rA, rB
```

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>0</th>
<th>R</th>
<th>0</th>
<th>EA</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Description

Loads a halfword (16 bits) from the halfword aligned memory location that results from adding the contents of registers rA and rB. The data is placed in the least significant halfword of register rD and the most significant halfword in rD is cleared.

If the R bit is set, a halfword reversed memory location is used and the two bytes in the halfword are reversed, loading data with the opposite endianness of the endianness defined by the E bit (if virtual protected mode is enabled).

If the EA bit is set, an extended address is used, formed by concatenating rA and rB instead of adding them.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if access is prevented by a no-access-allowed zone protection. This only applies to accesses with user mode and virtual protected mode enabled.

An unaligned data access exception occurs if the least significant bit in the address is not zero.

### Pseudocode

```assembly
if EA = 1 then
  Addr ← (rA) & (rB)
else
  Addr ← (rA) + (rB)
if TLB_Miss(Addr) and MSR[VM] = 1 then
  ESR[EC] ← 10010; ESR[S] ← 0
  MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Access_Protected(Addr) and MSR[UM] = 1 and MSR[VM] = 1 then
  ESR[EC] ← 10000; ESR[S] ← 0; ESR[DIZ] ← 1
  MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Addr[31] ≠ 0 then
  ESR[EC] ← 00001; ESR[W] ← 0; ESR[S] ← 0; ESR[Rx] ← rD
else if (VM = 0 and R = 1) or
  (VM = 1 and R = 1 and E = 1) or
  (VM = 1 and R = 0 and E = 0) then
  (rD)[16:23] ← Mem(Addr); (rD)[24:31] ← Mem(Addr+1); (rD)[0:15] ← 0
else
  (rD)[16:23] ← Mem(Addr+1); (rD)[24:31] ← Mem(Addr); (rD)[0:15] ← 0
```
**Registers Altered**

- rD, unless an exception is generated, in which case the register is unchanged
- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if an exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated
- ESR[W], ESR[Rx], if an unaligned data access exception is generated

**Latency**

- 1 cycle with C\_AREA\_OPTIMIZED=0 or 2
- 2 cycles with C\_AREA\_OPTIMIZED=1

**Note**

The halfword reversed instruction is only valid if MicroBlaze is configured to use reorder instructions (C\_USE\_REORDER\_INSTR = 1).

The extended address instruction is only valid if MicroBlaze is configured to use extended address (C\_ADDR\_SIZE > 32).
lhui Load Halfword Unsigned Immediate

lhui rD, rA, IMM

<table>
<thead>
<tr>
<th>1 1 1 0 0 1</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
</tr>
</tbody>
</table>

**Description**

Loads a halfword (16 bits) from the halfword aligned memory location that results from adding the contents of register rA and the value in IMM, sign-extended to 32 bits. The data is placed in the least significant halfword of register rD and the most significant halfword in rD is cleared.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB. A data storage exception occurs if access is prevented by a no-access-allowed zone protection. This only applies to accesses with user mode and virtual protected mode enabled. An unaligned data access exception occurs if the least significant bit in the address is not zero.

**Pseudocode**

```
Addr ← (rA) + sext(IMM)
if TLB_Miss(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10010; ESR[S] ← 0
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Access_Protected(Addr) and MSR[UM] = 1 and MSR[VM] = 1 then
    ESR[EC] ← 10000; ESR[S] ← 0; ESR[DIZ] ← 1
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Addr[31] ≠ 0 then
    ESR[EC] ← 00001; ESR[W] ← 0; ESR[S] ← 0; ESR[Ry] ← rD
else
    (rD)[16:31] ← Mem(Addr)
    (rD)[0:15] ← 0
```

**Registers Altered**

- rD, unless an exception is generated, in which case the register is unchanged
- MSR[UM], MSR[VM], MSR[U], MSR[V], if a TLB miss exception or a data storage exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated
- ESR[W], ESR[Ry], if an unaligned data access exception is generated

**Latency**

- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
**lw**  
Load Word

\[
\text{lwr} \quad rD, rA, rB \\
\text{lwea} \quad rD, rA, rB
\]

### Description

Loads a word (32 bits) from the word aligned memory location that results from adding the contents of registers \( rA \) and \( rB \). The data is placed in register \( rD \).

If the R bit is set, the bytes in the loaded word are reversed, loading data with the opposite endianness of the endianness defined by the E bit (if virtual protected mode is enabled).

If the EA bit is set, an extended address is used, formed by concatenating \( rA \) and \( rB \) instead of adding them.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if access is prevented by a no-access-allowed zone protection. This only applies to accesses with user mode and virtual protected mode enabled.

An unaligned data access exception occurs if the two least significant bits in the address are not zero.

### Pseudocode

\[
\begin{align*}
\text{if } & \text{EA} = 1 \text{ then} \\
& \text{Addr} \leftarrow (rA) \& (rB) \\
\text{else} \\
& \text{Addr} \leftarrow (rA) + (rB) \\
& \text{if TLB\_Miss(Addr) and MSR[VM] = 1 then} \\
& \text{ESR[EC]} \leftarrow 10010; \text{ESR[S]} \leftarrow 0 \\
& \text{MSR[UMS]} \leftarrow \text{MSR[UM]}; \text{MSR[VMS]} \leftarrow \text{MSR[VM]}; \text{MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0 \\
& \text{else if Access\_Protected(Addr) and MSR[UM] = 1 and MSR[VM] = 1 then} \\
& \text{ESR[EC]} \leftarrow 10000; \text{ESR[S]} \leftarrow 0; \text{ESR[DIZ]} \leftarrow 1 \\
& \text{MSR[UMS]} \leftarrow \text{MSR[UM]}; \text{MSR[VMS]} \leftarrow \text{MSR[VM]}; \text{MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0 \\
& \text{else if Addr[30:31] \neq 0 then} \\
& \text{ESR[EC]} \leftarrow 00001; \text{ESR[W]} \leftarrow 1; \text{ESR[S]} \leftarrow 0; \text{ESR[Rx]} \leftarrow rD \\
\text{else} \\
& (rD) \leftarrow \text{Mem(Addr)}
\end{align*}
\]

### Registers Altered

- \( rD \), unless an exception is generated, in which case the register is unchanged
- \( \text{MSR[UM]}, \text{MSR[VM]}, \text{MSR[UMS]}, \text{MSR[VMS]} \), if a TLB miss exception or a data storage exception is generated
- \( \text{ESR[EC]}, \text{ESR[S]} \), if an exception is generated
- \( \text{ESR[DIZ]} \), if a data storage exception is generated
- \( \text{ESR[W]}, \text{ESR[Rx]} \), if an unaligned data access exception is generated
Chapter 5: MicroBlaze Instruction Set Architecture

**Latency**
- 1 cycle with C\_AREA\_OPTIMIZED=0 or 2
- 2 cycles with C\_AREA\_OPTIMIZED=1

**Note**
The word reversed instruction is only valid if MicroBlaze is configured to use reorder instructions (C\_USE\_REORDER\_INSTR = 1).

The extended address instruction is only valid if MicroBlaze is configured to use extended address (C\_ADDR\_SIZE > 32).
Chapter 5: MicroBlaze Instruction Set Architecture

lwi     Load Word Immediate

\[ \text{lwi} \quad rD, rA, IMM \]

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Loads a word (32 bits) from the word aligned memory location that results from adding the contents of register rA and the value IMM, sign-extended to 32 bits. The data is placed in register rD. A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB. A data storage exception occurs if access is prevented by a no-access-allowed zone protection. This only applies to accesses with user mode and virtual protected mode enabled. An unaligned data access exception occurs if the two least significant bits in the address are not zero.

**Pseudocode**

\[
\text{Addr} \leftarrow (rA) + \text{sext(IMM)} \\
\text{if TLB\_Miss(Addr) and MSR[VM] = 1 then} \\
\quad \text{ESR[EC]} \leftarrow 10010; \text{ESR[S]} \leftarrow 0 \\
\quad \text{MSR[UMS]} \leftarrow \text{MSR[UM]}; \text{MSR[VMS]} \leftarrow \text{MSR[VM]}; \text{MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0 \\
\text{else if Access\_Protected(Addr) and MSR[UM] = 1 and MSR[VM] = 1 then} \\
\quad \text{ESR[EC]} \leftarrow 10000; \text{ESR[S]} \leftarrow 0; \text{ESR[DIZ]} \leftarrow 1 \\
\quad \text{MSR[UMS]} \leftarrow \text{MSR[UM]}; \text{MSR[VMS]} \leftarrow \text{MSR[VM]}; \text{MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0 \\
\text{else if Addr[30:31] \neq 0 then} \\
\quad \text{ESR[EC]} \leftarrow 00001; \text{ESR[W]} \leftarrow 1; \text{ESR[S]} \leftarrow 0; \text{ESR[Rx]} \leftarrow rD \\
\text{else} \\
\quad (rD) \leftarrow \text{Mem(Addr)}
\]

**Registers Altered**

- rD, unless an exception is generated, in which case the register is unchanged
- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if a TLB miss exception or a data storage exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated
- ESR[W], ESR[Rx], if an unaligned data access exception is generated

**Latency**

- 1 cycle with `C\_AREA\_OPTIMIZED=0` or 2
- 2 cycles with `C\_AREA\_OPTIMIZED=1`

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
**lwx**  Load Word Exclusive

**Description**

Loads a word (32 bits) from the word aligned memory location that results from adding the contents of registers rA and rB. The data is placed in register rD, and the reservation bit is set. If an AXI4 interconnect with exclusive access enabled is used, and the interconnect response is not EXOKAY, the carry flag (MSR[C]) is set; otherwise the carry flag is cleared.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if access is prevented by a no-access-allowed zone protection. This only applies to accesses with user mode and virtual protected mode enabled.

An unaligned data access exception will not occur, even if the two least significant bits in the address are not zero.

A data bus exception can occur when an AXI4 interconnect with exclusive access enabled is used, and the interconnect response is not EXOKAY, which means that an exclusive access cannot be handled.

Enabling AXI exclusive access ensures that the operation is protected from other bus masters, but requires that the addressed slave supports exclusive access. When exclusive access is not enabled, only the internal reservation bit is used. Exclusive access is enabled using the two parameters C_M_AXI_DP_EXCLUSIVE_ACCESS and C_M_AXI_DC_EXCLUSIVE_ACCESS for the peripheral and cache interconnect, respectively.

**Pseudocode**

```
Addr ← (rA) + (rB)
if TLB_Miss(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10010; ESR[S] ← 0
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Access_Protected(Addr) and MSR[UM] = 1 and MSR[VM] = 1 then
    ESR[EC] ← 10000; ESR[S] ← 0; ESR[DIZ] ← 1
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if AXI_Exclusive(Addr) and AXI_Response ≠ EXOKAY and MSR[EE] then
    ESR[EC] ← 00100; ESR[ECC] ← 0;
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else
    (rD) ← Mem(Addr); Reservation ← 1;
    if AXI_Exclusive(Addr) and AXI_Response ≠ EXOKAY then
        MSR[C] ← 1
    else
        MSR[C] ← 0
```

<table>
<thead>
<tr>
<th></th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
<td>31</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>rA</th>
<th>rB</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>21</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Chapter 5: MicroBlaze Instruction Set Architecture

Registers Altered
- rD and MSR[C], unless an exception is generated, in which case they are unchanged
- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if a TLB miss exception or a data storage exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated

Latency
- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

Note
This instruction is used together with SWX to implement exclusive access, such as semaphores and spinlocks.

The carry flag (MSR[C]) may not be set immediately (dependent on pipeline stall behavior). The LWX instruction should not be immediately followed by an MSRCLR, MSRSET, MTS, or SRC instruction, to ensure the correct value of the carry flag is obtained.
Chapter 5: MicroBlaze Instruction Set Architecture

mbar Memory Barrier

Description

This instruction ensures that outstanding memory accesses on memory interfaces are completed before any subsequent instructions are executed. This is necessary to guarantee that self-modifying code is handled correctly, and that a DMA transfer can be safely started.

With self-modifying code, it is necessary to first use an MBAR instruction to wait for data accesses, which can be done by setting IMM to 1, and then use another MBAR instruction to clear the Branch Target Cache and empty the instruction prefetch buffer, which can be done by setting IMM to 2.

To ensure that data to be read by a DMA unit has been written to memory, it is only necessary to wait for data accesses, which can be done by setting IMM to 1.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged when the most significant bit in IMM is set to 1. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.

When the two most significant bits in IMM are set to 10 (Sleep), 01 (Hibernate), or 11 (Suspend) and no exception occurs, MicroBlaze enters sleep mode after all outstanding accesses have been completed, and sets the Sleep, Hibernate or Suspend output signal respectively to indicate this. The pipeline is halted, and MicroBlaze will not continue execution until a bit in the Wakeup input signal is asserted.

Pseudocode

\[
\begin{align*}
\text{if (IMM} & \text{ & 1)} = 0 \text{ then} \\
& \text{wait for instruction side memory accesses} \\
\text{if (IMM} & \text{ & 2)} = 0 \text{ then} \\
& \text{wait for data side memory accesses} \\
& \text{PC} \leftarrow \text{PC} + 4 \\
& \text{if (IMM} & \text{ & 24)} \neq 0 \text{ then} \\
& \text{enter sleep mode}
\end{align*}
\]

Registers Altered

- PC
- ESR[EC], in case a privileged instruction exception is generated

Latency

- \(2 + N\) cycles when \(C\_INTERCONNECT = 2\) (AXI)
- \(8 + N\) cycles when \(C\_INTERCONNECT = 3\) (ACE)

N is the number of cycles to wait for memory accesses to complete

Notes

This instruction must not be preceded by an imm instruction, and must not be placed in a delay slot.

The assembler pseudo-instructions sleep, hibernate, and suspend can be used instead of "mbar 16", "mbar 8", and "mbar 24" respectively to enter sleep mode.
Chapter 5: MicroBlaze Instruction Set Architecture

mfs  Move From Special Purpose Register

mfs   rD, rS
mfse  rD, rS

### Description

Copies the contents of the special purpose register rS into register rD. The special purpose registers TLBLO and TLBHI are used to copy the contents of the Unified TLB entry indexed by TLBX.

If the E bit is set, the extended part of the special register is moved. The EAR, PVR[8] and PVR[9] registers have extended parts when extended addressing is enabled (C_ADDR_SIZE > 32).

### Pseudocode

```
if E = 1 then
  switch (rS):
  case 0x0003 : (rD) ← EAR[0:C_ADDR_SIZE-32-1]
  case 0x2008 : (rD) ← PVR8[0:C_ADDR_SIZE-32-1]
  case 0x2009 : (rD) ← PVR9[0:C_ADDR_SIZE-32-1]
  default : (rD) ← Undefined
else
  switch (rS):
  case 0x0000 : (rD) ← PC
  case 0x0001 : (rD) ← MSR
  case 0x0003 : (rD) ← EAR[C_ADDR_SIZE-32:C_ADDR_SIZE-1]
  case 0x0005 : (rD) ← ESR
  case 0x0007 : (rD) ← FSR
  case 0x000B : (rD) ← BTR
  case 0x000D : (rD) ← EDR
  case 0x0800 : (rD) ← SLR
  case 0x0802 : (rD) ← SHR
  case 0x1000 : (rD) ← PID
  case 0x1001 : (rD) ← ZPR
  case 0x1002 : (rD) ← TLBX
  case 0x1003 : (rD) ← TLBLO
  case 0x1004 : (rD) ← TLBHI
  case 0x200x : (rD) ← PVRx[C_ADDR_SIZE-32:C_ADDR_SIZE-1] (where x = 0 to 12)
  default : (rD) ← Undefined
```

### Registers Altered

- rD

### Latency

- 1 cycle
Chapter 5: MicroBlaze Instruction Set Architecture

Notes

To refer to special purpose registers in assembly language, use rpc for PC, rmsr for MSR, rear for EAR, resr for ESR, rfsr for FSR, rbtr for BTR, redr for EDR, rslr for SLR, rshr for SHR, rpid for PID, rzpr for ZPR, rtlblo for TLBLO, rtlbhi for TLBHI, rtlbx for TLBX, and rpvr0 - rpvr12 for PVR0 - PVR12.

The value read from MSR may not include effects of the immediately preceding instruction (dependent on pipeline stall behavior). An instruction that does not affect MSR must precede the MFS instruction to guarantee correct MSR value.

The value read from FSR may not include effects of the immediately preceding instruction (dependent on pipeline stall behavior). An instruction that does not affect FSR must precede the MFS instruction to guarantee correct FSR value.

EAR, ESR and BTR are only valid as operands when at least one of the MicroBlaze C_*_EXCEPTION parameters are set to 1.

EDR is only valid as operand when the parameter C_FSL_EXCEPTION is set to 1 and the parameter C_FSL_LINKS is greater than 0.

FSR is only valid as an operand when the C_USE_FPU parameter is greater than 0.

SLR and SHR are only valid as an operand when the C_USE_STACK_PROTECTION parameter is set to 1.

PID, ZPR, TLBLO and TLBHI are only valid as operands when the parameter C_USE_MMU > 1 (User Mode) and the parameter C_MMU_TLB_ACCESS = 1 (Read) or 3 (Full).

TLBX is only valid as operand when the parameter C_USE_MMU > 1 (User Mode) and the parameter C_MMU_TLB_ACCESS > 0 (Minimal).

PVR0 is only valid as an operand when C_PVR is 1 (Basic) or 2 (Full), and PVR1 - PVR12 are only valid as operands when C_PVR is set to 2 (Full).

The extended instruction is only valid if MicroBlaze is configured to use extended address (C_ADDR_SIZE > 32).
msrclr  Read MSR and clear bits in MSR

msrclr \( \text{rD, Imm} \)

\[
\begin{array}{cccc|cccc}
1 & 0 & 0 & 1 & 0 & 1 & rD & 1 & 0 & 0 & 0 & 1 & 0 & \text{Imm15} \\
0 & 6 & 11 & 16 & 17 & 31 \\
\end{array}
\]

**Description**

Copies the contents of the special purpose register MSR into register rD. Bit positions in the IMM value that are 1 are cleared in the MSR. Bit positions that are 0 in the IMM value are left untouched.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged for all IMM values except those only affecting C. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) in this case a Privileged Instruction exception occurs.

**Pseudocode**

if MSR[UM] = 1 and IMM \( \neq \) 0x4 then
    ESR[EC] ← 00111
else
    (rD) ← (MSR)
    (MSR) ← (MSR) \( \land \) (IMM)

**Registers Altered**

- rD
- MSR
- ESR[EC], in case a privileged instruction exception is generated

**Latency**

- 1 cycle

**Notes**

MSRCLR will affect the Carry bit immediately while the remaining bits will take effect one cycle after the instruction has been executed. When clearing the IE bit, it is guaranteed that the processor will not react to any interrupt for the subsequent instructions.

The value read from MSR may not include effects of the immediately preceding instruction (dependent on pipeline stall behavior). An instruction that does not affect MSR must precede the MSRCLR instruction to guarantee correct MSR value. This applies to both the value copied to register rD and the changed MSR value itself.

The immediate values has to be less than 215 when C_USE_MMU >= 1 (User Mode), and less than 214 otherwise. Only bits 17 to 31 of the MSR can be cleared when C_USE_MMU >= 1 (User Mode), and bits 18 to 31 otherwise.

This instruction is only available when the parameter C_USE_MSR_INSTR is set to 1.

When clearing MSR[VM] the instruction must always be followed by a synchronizing branch instruction, for example BRI 4.
msrset  Read MSR and set bits in MSR

\[
\text{msrset } rD, \text{Imm}
\]

<table>
<thead>
<tr>
<th>1 0 0 1 0 1</th>
<th>rD</th>
<th>1 0 0 0 0 0</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
</tr>
<tr>
<td>17</td>
<td>31</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Description
Copies the contents of the special purpose register MSR into register rD. Bit positions in the IMM value that are 1 are set in the MSR. Bit positions that are 0 in the IMM value are left untouched.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged for all IMM values except those only affecting C. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) in this case a Privileged Instruction exception occurs.

With low-latency interrupt mode (C_USE_INTERRUPT = 2), the Interrupt_Ack output port is set to 11 if the MSR{IE} bit is set by executing this instruction.

Pseudocode
\[
\begin{align*}
\text{if MSR[UM] = 1 and IMM \neq 0x4 then} \\
& \quad \text{ESR[EC]} \leftarrow 00111 \\
\text{else} \\
& \quad (rD) \leftarrow (MSR) \\
& \quad (MSR) \leftarrow (MSR) \lor (IMM) \\
& \quad \text{if (IMM) \& 2} \\
& \quad \quad \text{Interrupt_Ack} \leftarrow 11
\end{align*}
\]

Registers Altered
- rD
- MSR
- ESR[EC], in case a privileged instruction exception is generated

Latency
- 1 cycle

Notes
MSRSET will affect the Carry bit immediately while the remaining bits will take effect one cycle after the instruction has been executed. When setting the EIP or BIP bit, it is guaranteed that the processor will not react to any interrupt or normal hardware break for the subsequent instructions.

The value read from MSR may not include effects of the immediately preceding instruction (dependent on pipeline stall behavior). An instruction that does not affect MSR must precede the MSRSET instruction to guarantee correct MSR value. This applies to both the value copied to register rD and the changed MSR value itself.

The immediate values has to be less than 215 when C_USE_MMU >= 1 (User Mode), and less than 214 otherwise. Only bits 17 to 31 of the MSR can be set when C_USE_MMU >= 1 (User Mode), and bits 18 to 31 otherwise.

This instruction is only available when the parameter C_USE_MSR_INSTR is set to 1.

When setting MSR[VM] the instruction must always be followed by a synchronizing branch instruction, for example BRI 4.
**Description**

Copies the contents of register rD into the special purpose register rS. The special purpose registers TLBLO and TLBHI are used to copy to the Unified TLB entry indexed by TLBX.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.

With low-latency interrupt mode (C_USE_INTERRUPT = 2), the Interrupt_Ack output port is set to 11 if the MSR[IE] bit is set by executing this instruction.

**Pseudocode**

```plaintext
if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    switch (rS)
        case 0x0001 : MSR ← (rA)
        case 0x0007 : FSR ← (rA)
        case 0x0800 : SLR ← (rA)
        case 0x0802 : SHR ← (rA)
        case 0x1000 : PID ← (rA)
        case 0x1001 : ZPR ← (rA)
        case 0x1002 : TLBX ← (rA)
        case 0x1003 : TLBLO ← (rA)
        case 0x1004 : TLBHI ← (rA)
        case 0x1005 : TLBSX ← (rA)
        if (rS) = 0x0001 and (rA) & 2
            Interrupt_Ack ← 11
```

**Registers Altered**

- rS
- ESR[EC], in case a privileged instruction exception is generated

**Latency**

- 1 cycle

**Notes**

When writing MSR using MTS, all bits take effect one cycle after the instruction has been executed. An MTS instruction writing MSR should never be followed back-to-back by an instruction that uses the MSR content. When clearing the IE bit, it is guaranteed that the processor will not react to any interrupt for the subsequent instructions. When setting the EIP or BIP bit, it is guaranteed that the processor will not react to any interrupt or normal hardware break for the subsequent instructions.
To refer to special purpose registers in assembly language, use rmsr for MSR, rfsr for FSR, rslr for SLR, rshr for SHR, rpid for PID, rzpr for ZPR, rtlblo for TLBLO, rtlbhi for TLBHI, rtlbx for TLBX, and rtlbsx for TLBSX.

The PC, ESR, EAR, BTR, EDR and PVR0 - PVR12 cannot be written by the MTS instruction.

The FSR is only valid as a destination if the MicroBlaze parameter C_USE_FPU is greater than 0.

The SLR and SHR are only valid as a destination if the MicroBlaze parameter C_USE_STACK_PROTECTION is set to 1.

PID, ZPR and TLBSX are only valid as destinations when the parameter C_USE_MMU > 1 (User Mode) and the parameter C_MMU_TLB_ACCESS > 1 (Read). TLBLO, TLBHI and TLBX are only valid as destinations when the parameter C_USE_MMU > 1 (User Mode).

When changing MSR[VM] or PID the instruction must always be followed by a synchronizing branch instruction, for example BRI 4.

After writing to TLBHI in order to invalidate one or more UTLB entries, an MBAR 1 instruction must be issued to ensure that coherency is preserved in a coherent multi-processor system.
**mul**  
Multiply

\[
\text{mul } rD, rA, rB
\]

| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 6 | 1 | 1 | 2 | 1 | 6 | 1 | 1 |

**Description**

Multiplies the contents of registers rA and rB and puts the result in register rD. This is a 32-bit by 32-bit multiplication that will produce a 64-bit result. The least significant word of this value is placed in rD. The most significant word is discarded.

**Pseudocode**

\[(rD) \leftarrow \text{LSW}( (rA) \times (rB) )\]

**Registers Altered**

- rD

**Latency**

- 1 cycle with C\_AREA\_OPTIMIZED=0 or 2
- 3 cycles with C\_AREA\_OPTIMIZED=1

**Note**

This instruction is only valid if the target architecture has multiplier primitives, and if present, the MicroBlaze parameter C\_USE\_HW\_MUL is greater than 0.
mulh  Multiply High

mulh  rD, rA, rB

<p>| | | | | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>rD</td>
<td>rA</td>
<td>rB</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Multiplies the contents of registers rA and rB and puts the result in register rD. This is a 32-bit by 32-bit signed multiplication that will produce a 64-bit result. The most significant word of this value is placed in rD. The least significant word is discarded.

**Pseudocode**

\[(rD) \leftarrow \text{MSW}((rA) \times (rB)), \text{ signed}\]

**Registers Altered**

- rD

**Latency**

- 1 cycle with \text{C\_AREA\_OPTIMIZED}=0 or 2
- 3 cycles with \text{C\_AREA\_OPTIMIZED}=1

**Note**

This instruction is only valid if the target architecture has multiplier primitives, and if present, the MicroBlaze parameter \text{C\_USE\_HW\_MUL} is set to 2 (Mul64).

When MULH is used, bit 30 and 31 in the MUL instruction must be zero to distinguish between the two instructions. In previous versions of MicroBlaze, these bits were defined as zero, but the actual values were not relevant.
mulhu  Multiply High Unsigned

mulhu rD, rA, rB

**Description**

Multiplies the contents of registers rA and rB and puts the result in register rD. This is a 32-bit by 32-bit unsigned multiplication that will produce a 64-bit unsigned result. The most significant word of this value is placed in rD. The least significant word is discarded.

**Pseudocode**

\[(rD) \leftarrow \text{MSW}( (rA) \times (rB) ), \text{unsigned} \]

**Registers Altered**

- rD

**Latency**

- 1 cycle with C\_AREA\_OPTIMIZED=0 or 2
- 3 cycles with C\_AREA\_OPTIMIZED=1

**Note**

This instruction is only valid if the target architecture has multiplier primitives, and if present, the MicroBlaze parameter C\_USE\_HW\_MUL is set to 2 (Mul64).

When MULHU is used, bit 30 and 31 in the MUL instruction must be zero to distinguish between the two instructions. In previous versions of MicroBlaze, these bits were defined as zero, but the actual values were not relevant.
mulhsu  Multiply High Signed Unsigned

mulhsu  rD, rA, rB

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Multiplies the contents of registers rA and rB and puts the result in register rD. This is a 32-bit signed by 32-bit unsigned multiplication that will produce a 64-bit signed result. The most significant word of this value is placed in rD. The least significant word is discarded.

**Pseudocode**

\[(rD) \leftarrow \text{MSW}(rA, \text{signed} \times (rB, \text{unsigned}), \text{signed})\]

**Registers Altered**

- rD

**Latency**

- 1 cycle with \text{C\_AREA\_OPTIMIZED}=0 or 2
- 3 cycles with \text{C\_AREA\_OPTIMIZED}=1

**Note**

This instruction is only valid if the target architecture has multiplier primitives, and if present, the MicroBlaze parameter \text{C\_USE\_HW\_MUL} is set to 2 (Mul64).

When MULHSU is used, bit 30 and 31 in the MUL instruction must be zero to distinguish between the two instructions. In previous versions of MicroBlaze, these bits were defined as zero, but the actual values were not relevant.
Chapter 5: MicroBlaze Instruction Set Architecture

muli      Multiply Immediate

muli rD, rA, IMM

<table>
<thead>
<tr>
<th>0 1 1 0 0</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

Multiplies the contents of registers rA and the value IMM, sign-extended to 32 bits; and puts the result in register rD. This is a 32-bit by 32-bit multiplication that will produce a 64-bit result. The least significant word of this value is placed in rD. The most significant word is discarded.

**Pseudocode**

\[(rD) \leftarrow \text{LSW}( (rA) \times \text{sext(IMM))} \]

**Registers Altered**

- rD

**Latency**

- 1 cycle with \( \text{C\_AREA\_OPTIMIZED}=0 \) or 2
- 3 cycles with \( \text{C\_AREA\_OPTIMIZED}=1 \)

**Notes**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

This instruction is only valid if the target architecture has multiplier primitives, and if present, the MicroBlaze parameter \( \text{C\_USE\_HW\_MUL} \) is greater than 0.
**or**  

**Logical OR**

\[
\text{or} \quad rD, rA, rB
\]

<table>
<thead>
<tr>
<th>1 0 0 0 0 0</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>0 0 0 0 0 0 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

The contents of register \( rA \) are ORed with the contents of register \( rB \); the result is placed into register \( rD \).

**Pseudocode**

\[
(rD) \leftarrow (rA) \lor (rB)
\]

**Registers Altered**

- \( rD \)

**Latency**

- 1 cycle

**Note**

The assembler pseudo-instruction \texttt{nop} is implemented as “or r0, r0, r0”.
**ori**  Logical OR with Immediate

**ori**  rD, rA, IMM

<table>
<thead>
<tr>
<th>1 0 1 0 0 0</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

The contents of register rA are ORed with the extended IMM field, sign-extended to 32 bits; the result is placed into register rD.

**Pseudocode**

\[(rD) \leftarrow (rA) \lor \text{sext}(\text{IMM})\]

**Registers Altered**

- rD

**Latency**

- 1 cycle

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
**pcmpbf**  
Pattern Compare Byte Find

### pcmpbf  
rD, rA, rB
bytewise comparison returning position of first match

<table>
<thead>
<tr>
<th>1 0 0 0 0 0</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>1 0 0 0 0 0 0 0 0 0 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

The contents of register rA is bytewise compared with the contents in register rB.

- rD is loaded with the position of the first matching byte pair, starting with MSB as position 1, and comparing until LSB as position 4
- If none of the byte pairs match, rD is set to 0

**Pseudocode**

```plaintext
if rB[0:7] = rA[0:7] then
    (rD) ← 1
else
        (rD) ← 2
    else
            (rD) ← 3
        else
                (rD) ← 4
            else
                (rD) ← 0
```

**Registers Altered**

- rD

**Latency**

- 1 cycle

**Note**

This instruction is only available when the parameter `C_USE_PCMP_INSTR` is set to 1.
pcmpeq Pattern Compare Equal

pcmpeq rD, rA, rB  equality comparison with a positive boolean result

<table>
<thead>
<tr>
<th></th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
<td>1</td>
</tr>
</tbody>
</table>

**Description**
The contents of register rA is compared with the contents in register rB.
- rD is loaded with 1 if they match, and 0 if not

**Pseudocode**
if (rB) = (rA) then
    (rD) ← 1
else
    (rD) ← 0

**Registers Altered**
- rD

**Latency**
- 1 cycle

**Note**
This instruction is only available when the parameter C_USE_PCMP_INSTR is set to 1.
**pcmpne** Pattern Compare Not Equal

pcmpne  rD, rA, rB  equality comparison with a negative boolean result

<table>
<thead>
<tr>
<th>1 0 0 0 1 1</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>1 0 0 0 0 0 0 0 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
<td>1</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

The contents of register rA is compared with the contents in register rB.

- rD is loaded with 0 if they match, and 1 if not

**Pseudocode**

```plaintext
if (rB) = (rA) then
  (rD) ← 0
else
  (rD) ← 1
```

**Registers Altered**

- rD

**Latency**

- 1 cycle

**Note**

This instruction is only available when the parameter C_USE_PCMP_INSTR is set to 1.
Chapter 5: MicroBlaze Instruction Set Architecture

put  Put to stream interface

naput  rA, FSLx  put data to link x
   n = non-blocking
   a = atomic

tnaput  FSLx  put data to link x test-only
   n = non-blocking
   a = atomic

ncaput  rA, FSLx  put control to link x
   n = non-blocking
   a = atomic

tnaput  FSLx  put control to link x test-only
   n = non-blocking
   a = atomic

<table>
<thead>
<tr>
<th>0 1 1 0 1 1</th>
<th>0 0 0 0 0</th>
<th>rA</th>
<th>1 n c t a 0 0 0 0 0 0</th>
<th>FSLx</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>28</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>31</td>
</tr>
</tbody>
</table>

**Description**

MicroBlaze will write the value from register rA to the link x interface. If the available number of links set by C_FSL_LINKS is less than or equal to FSLx, link 0 is used.

The put instruction has 16 variants.

The blocking versions (when ‘n’ is ‘0’) will stall MicroBlaze until there is space available in the interface. The non-blocking versions will not stall MicroBlaze and will set carry to ‘0’ if space was available and to ‘1’ if no space was available.

All data put instructions (when ‘c’ is ‘0’) will set the control bit to the interface to ‘0’ and all control put instructions (when ‘c’ is ‘1’) will set the control bit to ‘1’.

The test versions (when ‘t’ bit is ‘1’) will be handled as the normal case, except that the write signal to the link is not asserted (thus no source register is required).

Atomic versions (when ‘a’ bit is ‘1’) are not interruptible. This means that a sequence of atomic instructions can be grouped together without an interrupt breaking the program flow. However, note that exceptions may still occur.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) and not explicitly allowed by setting C_MMU_PRIVILEGED_INSTR to 1 these instructions are privileged. This means that if these instructions are attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.
Pseudocode

\[
\begin{align*}
\text{if } & \text{MSR[UM] = 1 then} \\
& \text{ESR[EC] } \leftarrow 00111 \\
\text{else} & \\
& x \leftarrow \text{FSLx} \\
& \text{if } x \geq C_{\text{FSL LINKS}} \text{ then} \\
& \quad x \leftarrow 0 \\
& Mx_{\text{AXIS_TDATA}} \leftarrow (rA) \\
& \text{if } (n = 1) \text{ then} \\
& \quad \text{MSR[Carry]} \leftarrow Mx_{\text{AXIS_TVALID}} \land Mx_{\text{AXIS_TREADY}} \\
& Mx_{\text{AXIS_TLAST}} \leftarrow C
\end{align*}
\]

Registers Altered
- MSR[Carry]
- ESR[EC], in case a privileged instruction exception is generated

Latency
- 1 cycle with \(C_{\text{AREA OPTIMIZED}}=0\) or 2
- 2 cycles with \(C_{\text{AREA OPTIMIZED}}=1\)

The blocking versions of this instruction will stall the pipeline of MicroBlaze until the instruction can be completed. Interrupts are served when the parameter \(C_{\text{USE EXTENDED FSL_INSTR}}\) is set to 1, and the instruction is not atomic.

Note
To refer to an FSLx interface in assembly language, use \(\text{rfsl0}, \text{rfsl1}, \ldots \text{rfsl15}\).

The blocking versions of this instruction should not be placed in a delay slot when the parameter \(C_{\text{USE EXTENDED FSL_INSTR}}\) is set to 1, since this prevents interrupts from being served.

These instructions are only available when the MicroBlaze parameter \(C_{\text{FSL LINKS}}\) is greater than 0.

The extended instructions (test and atomic versions) are only available when the MicroBlaze parameter \(C_{\text{USE EXTENDED FSL_INSTR}}\) is set to 1.

It is not recommended to allow these instructions in user mode, unless absolutely necessary for performance reasons, since that removes all hardware protection preventing incorrect use of a link.
**putd** Put to stream interface dynamic

<table>
<thead>
<tr>
<th>naputd</th>
<th>rA, rB</th>
<th>put data to link rB[28:31]</th>
<th>n = non-blocking</th>
<th>a = atomic</th>
</tr>
</thead>
<tbody>
<tr>
<td>tnaputd</td>
<td>rB</td>
<td>put data to link rB[28:31] test-only</td>
<td>n = non-blocking</td>
<td>a = atomic</td>
</tr>
<tr>
<td>ncaputd</td>
<td>rA, rB</td>
<td>put control to link rB[28:31]</td>
<td>n = non-blocking</td>
<td>a = atomic</td>
</tr>
<tr>
<td>tncaputd</td>
<td>rB</td>
<td>put control to link rB[28:31] test-only</td>
<td>n = non-blocking</td>
<td>a = atomic</td>
</tr>
</tbody>
</table>

**Description**

MicroBlaze will write the value from register rA to the link interface defined by the four least significant bits in rB. If the available number of links set by C_FSL_LINKS is less than or equal to the four least significant bits in rB, link 0 is used.

The putd instruction has 16 variants.

The blocking versions (when ‘n’ is ‘0’) will stall MicroBlaze until there is space available in the interface. The non-blocking versions will not stall MicroBlaze and will set carry to ‘0’ if space was available and to ‘1’ if no space was available.

All data putd instructions (when ‘c’ is ‘0’) will set the control bit to the interface to ‘0’ and all control putd instructions (when ‘c’ is ‘1’) will set the control bit to ‘1’.

The test versions (when ‘t’ bit is ‘1’) will be handled as the normal case, except that the write signal to the link is not asserted (thus no source register is required).

Atomic versions (when ‘a’ bit is ‘1’) are not interruptible. This means that a sequence of atomic instructions can be grouped together without an interrupt breaking the program flow. However, note that exceptions may still occur.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) and not explicitly allowed by setting C_MMU_PRIVILEGED_INSTR to 1 these instructions are privileged. This means that if these instructions are attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.
### Pseudocode

```plaintext
if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    x ← rB[28:31]
    if x >= C_FSL_LINKS then
        x ← 0
    Mx_AXIS_TDATA ← (rA)
    if (n = 1) then
        MSR[Carry] ← Mx_AXIS_TVALID ∧ Mx_AXIS_TREADY
    Mx_AXIS_TLAST ← C
```

### Registers Altered
- MSR[Carry]
- ESR[EC], in case a privileged instruction exception is generated

### Latency
- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

The blocking versions of this instruction will stall the pipeline of MicroBlaze until the instruction can be completed. Interrupts are served unless the instruction is atomic, which ensures that the instruction cannot be interrupted.

### Note

The blocking versions of this instruction should not be placed in a delay slot, since this prevents interrupts from being served.

These instructions are only available when the MicroBlaze parameter C_FSL_LINKS is greater than 0 and the parameter C_USE_EXTENDED_FSL_INSTR is set to 1.

It is not recommended to allow these instructions in user mode, unless absolutely necessary for performance reasons, since that removes all hardware protection preventing incorrect use of a link.
Chapter 5: MicroBlaze Instruction Set Architecture

rsub Arithmetic Reverse Subtract

<table>
<thead>
<tr>
<th>mnemonic</th>
<th>format</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rsub</td>
<td>rD, rA, rB</td>
<td>Subtract</td>
</tr>
<tr>
<td>rsubc</td>
<td>rD, rA, rB</td>
<td>Subtract with Carry</td>
</tr>
<tr>
<td>rsubk</td>
<td>rD, rA, rB</td>
<td>Subtract and Keep Carry</td>
</tr>
<tr>
<td>rsubkc</td>
<td>rD, rA, rB</td>
<td>Subtract with Carry and Keep Carry</td>
</tr>
</tbody>
</table>

### Description

The contents of register rA is subtracted from the contents of register rB and the result is placed into register rD. Bit 3 of the instruction (labeled as K in the figure) is set to one for the mnemonic rsubk. Bit 4 of the instruction (labeled as C in the figure) is set to one for the mnemonic rsubc. Both bits are set to one for the mnemonic rsubkc.

When an rsub instruction has bit 3 set (rsubk, rsubkc), the carry flag will keep its previous value regardless of the outcome of the execution of the instruction. If bit 3 is cleared (rsub, rsubc), then the carry flag will be affected by the execution of the instruction.

When bit 4 of the instruction is set to one (rsubc, rsubkc), the content of the carry flag (MSR[C]) affects the execution of the instruction. When bit 4 is cleared (rsub, rsubk), the content of the carry flag does not affect the execution of the instruction (providing a normal subtraction).

### Pseudocode

\[
\begin{align*}
\text{if } C = 0 \text{ then} \\
\quad rD &\leftarrow (rB) + (rA) + 1 \\
\text{else} \\
\quad rD &\leftarrow (rB) + (rA) + \text{MSR}[C] \\
\text{if } K = 0 \text{ then} \\
\quad \text{MSR}[C] &\leftarrow \text{CarryOut}
\end{align*}
\]

### Registers Altered

- rD
- MSR[C]

### Latency

- 1 cycle

### Notes

In subtractions, Carry = (Borrow). When the Carry is set by a subtraction, it means that there is no Borrow, and when the Carry is cleared, it means that there is a Borrow.
**rsubi**  
**Arithmetic Reverse Subtract Immediate**

\[
\text{rsubi} \quad \text{rD, rA, IMM} \quad \text{Subtract Immediate}
\]

\[
\text{rsubic} \quad \text{rD, rA, IMM} \quad \text{Subtract Immediate with Carry}
\]

\[
\text{rsubik} \quad \text{rD, rA, IMM} \quad \text{Subtract Immediate and Keep Carry}
\]

\[
\text{rsubikc} \quad \text{rD, rA, IMM} \quad \text{Subtract Immediate with Carry and Keep Carry}
\]

### Description

The contents of register rA is subtracted from the value of IMM, sign-extended to 32 bits, and the result is placed into register rD. Bit 3 of the instruction (labeled as K in the figure) is set to one for the mnemonic rsubi. Bit 4 of the instruction (labeled as C in the figure) is set to one for the mnemonic rsubic. Both bits are set to one for the mnemonic rsubikc.

When an rsubi instruction has bit 3 set (rsubik, rsubikc), the carry flag will keep its previous value regardless of the outcome of the execution of the instruction. If bit 3 is cleared (rsubi, rsubic), then the carry flag will be affected by the execution of the instruction. When bit 4 of the instruction is set to one (rsubic, rsubikc), the content of the carry flag (MSR[C]) affects the execution of the instruction. When bit 4 is cleared (rsubi, rsubik), the content of the carry flag does not affect the execution of the instruction (providing a normal subtraction).

### Pseudocode

\[
\text{if } C = 0 \text{ then} \\
\quad (\text{rD}) \leftarrow \text{sext(IMM)} + \overline{(\text{rA})} + 1 \\
\text{else} \\
\quad (\text{rD}) \leftarrow \text{sext(IMM)} + \overline{(\text{rA})} + \text{MSR[C]} \\
\text{if } K = 0 \text{ then} \\
\quad \text{MSR[C]} \leftarrow \text{CarryOut}
\]

### Registers Altered

- rD
- MSR[C]

### Latency

- 1 cycle

### Notes

In subtractions, Carry = (Borrow). When the Carry is set by a subtraction, it means that there is no Borrow, and when the Carry is cleared, it means that there is a Borrow. By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction "imm," page 226 for details on using 32-bit immediate values.
rtbd  Return from Break

```
rtbd   rA, IMM
```

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>31</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Return from break will branch to the location specified by the contents of rA plus the IMM field, sign-extended to 32 bits. It will also enable breaks after execution by clearing the BIP flag in the MSR.

This instruction always has a delay slot. The instruction following the RTBD is always executed before the branch target. That delay slot instruction has breaks disabled.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.

**Pseudocode**

```
if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    PC ← (rA) + sext(IMM)
    allow following instruction to complete execution
    MSR[BIP] ← 0
    MSR[UM] ← MSR[UMS]
    MSR[VM] ← MSR[VMS]
```

**Registers Altered**

- PC
- MSR[BIP], MSR[UM], MSR[VM]
- ESR[EC], in case a privileged instruction exception is generated

**Latency**

- 2 cycles

**Note**

Convention is to use general purpose register r16 as rA.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
rtid  Return from Interrupt

rtid    rA, IMM

101101 10001  rA   IMM
   0   6   11  16  31

**Description**

Return from interrupt will branch to the location specified by the contents of rA plus the IMM field, sign-extended to 32 bits. It will also enable interrupts after execution.

This instruction always has a delay slot. The instruction following the RTID is always executed before the branch target. That delay slot instruction has interrupts disabled.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.

With low-latency interrupt mode (C_USE_INTERRUPT = 2), the Interrupt_Ack output port is set to 10 when this instruction is executed, and subsequently to 11 when the MSR[IE] bit is set.

**Pseudocode**

```plaintext
if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    PC ← (rA) + sext(IMM)
    Interrupt_Ack ← 10
    allow following instruction to complete execution
    MSR[IE] ← 1
    MSR[UM] ← MSR[UMS]
    MSR[VM] ← MSR[VMS]
    Interrupt_Ack ← 11
```

**Registers Altered**

- PC
- MSR[IE], MSR[UM], MSR[VM]
- ESR[EC], in case a privileged instruction exception is generated

**Latency**

- 2 cycles

**Note**

Convention is to use general purpose register r14 as rA.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
Return from Exception

\[ \text{rted} \quad rA, \text{IMM} \]

<table>
<thead>
<tr>
<th></th>
<th>101101</th>
<th>10100</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>31</td>
</tr>
</tbody>
</table>

**Description**

Return from exception will branch to the location specified by the contents of \( rA \) plus the IMM field, sign-extended to 32 bits. The instruction will also enable exceptions after execution.

This instruction always has a delay slot. The instruction following the RTED is always executed before the branch target.

When MicroBlaze is configured to use an MMU (C\_USE\_MMU >= 1) this instruction is privileged. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.

**Pseudocode**

\[
\begin{align*}
\text{if MSR[UM] = 1 then} & \quad \text{ESR[EC]} \leftarrow 00111 \\
\text{else} & \quad \text{PC} \leftarrow (rA) + \text{sext(IMM)} \\
& \quad \text{allow following instruction to complete execution} \\
& \quad \text{MSR[EE]} \leftarrow 1 \\
& \quad \text{MSR[EIP]} \leftarrow 0 \\
& \quad \text{MSR[UM]} \leftarrow \text{MSR[UMS]} \\
& \quad \text{MSR[VM]} \leftarrow \text{MSR[VMS]} \\
& \quad \text{ESR} \leftarrow 0
\end{align*}
\]

**Registers Altered**

- PC
- MSR[EE], MSR[EIP], MSR[UM], MSR[VM]
- ESR

**Latency**

- 2 cycles

**Note**

Convention is to use general purpose register r17 as \( rA \). This instruction requires that one or more of the MicroBlaze parameters C\_*\_EXCEPTION are set to 1 or that C\_USE\_MMU > 0.

A delay slot must not be used by the following: imm, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.

The instruction should normally not be used when MSR[EE] is set, since if the instruction in the delay slot would cause an exception, the exception handler would be entered with exceptions enabled.

Code returning from an exception must first check if MSR[DS] is set, and in that case return to the address in BTR.
rtsd  Return from Subroutine

\[
\text{rtsd} \quad rA, \text{IMM}
\]

<table>
<thead>
<tr>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>6</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Return from subroutine will branch to the location specified by the contents of \( rA \) plus the IMM field, sign-extended to 32 bits.

This instruction always has a delay slot. The instruction following the RTSD is always executed before the branch target.

**Pseudocode**

\[
\text{PC} \leftarrow (rA) + \text{sext(IMM)}
\]

allow following instruction to complete execution

**Registers Altered**

- PC

**Latency**

- 1 cycle (if successful branch prediction occurs)
- 2 cycles (with Branch Target Cache disabled)
- 3 cycles (if branch prediction mispredict occurs with \( \text{C\_AREA\_OPTIMIZED}=0 \))
- 7-9 cycles (if a branch prediction mispredict occurs with \( \text{C\_AREA\_OPTIMIZED}=2 \))

**Note**

Convention is to use general purpose register \( r15 \) as \( rA \).

A delay slot must not be used by the following: \text{imm}, branch, or break instructions. Interrupts and external hardware breaks are deferred until after the delay slot branch has been completed.
Chapter 5: MicroBlaze Instruction Set Architecture

sb  Store Byte

\[ sb \ rD, rA, rB \]
\[ sbr \ rD, rA, rB \]
\[ sbea \ rD, rA, rB \]

| 1 | 1 | 0 | 1 | 0 | 0 | rD | rA | rB | 0 | R | 0 | EA | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 6 | 11 | 16 | 21 | 31 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

**Description**

Stores the contents of the least significant byte of register rD, into the memory location that results from adding the contents of registers rA and rB.

If the R bit is set, a byte reversed memory location is used, storing data with the opposite endianness of the endianness defined by the E bit (if virtual protected mode is enabled).

If the EA bit is set, an extended address is used, formed by concatenating rA and rB instead of adding them.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if virtual protected mode is enabled, and access is prevented by no-access-allowed or read-only zone protection. No-access-allowed can only occur in user mode.

**Pseudocode**

\[
\text{if } EA = 1 \text{ then}
\quad \text{Addr} \leftarrow (rA) \& (rB)
\text{else}
\quad \text{Addr} \leftarrow (rA) + (rB)
\text{if } \text{TLB Miss}(\text{Addr}) \text{ and } MSR[\text{VM}] = 1 \text{ then}
\quad \text{ESR[EC]} \leftarrow 10010; \text{ESR[S]} \leftarrow 1
\quad \text{MSR[UMS]} \leftarrow \text{MSR[UM]}; \text{MSR[VMS]} \leftarrow \text{MSR[VM]}; \text{MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0
\text{else if } \text{Access Protected}(\text{Addr}) \text{ and } MSR[\text{VM}] = 1 \text{ then}
\quad \text{ESR[EC]} \leftarrow 10000; \text{ESR[S]} \leftarrow 1; \text{ESR[DIZ]} \leftarrow \text{No-access-allowed}
\quad \text{MSR[UMS]} \leftarrow \text{MSR[UM]}; \text{MSR[VMS]} \leftarrow \text{MSR[VM]}; \text{MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0
\text{else}
\quad \text{Mem}(\text{Addr}) \leftarrow (rD)[24:31]
\]

**Registers Altered**

- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if an exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated

**Latency**

- 1 cycle with \( C_{\text{AREA OPTIMIZED}} = 0 \) or 2
- 2 cycles with \( C_{\text{AREA OPTIMIZED}} = 1 \)
**Note**

The byte reversed instruction is only valid if MicroBlaze is configured to use reorder instructions (C_USE_REORDER_INSTR = 1).

The extended address instruction is only valid if MicroBlaze is configured to use extended address (C_ADDR_SIZE > 32).
sbi  

**Store Byte Immediate**

sbi rD, rA, IMM

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Stores the contents of the least significant byte of register rD, into the memory location that results from adding the contents of register rA and the value IMM, sign-extended to 32 bits.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if virtual protected mode is enabled, and access is prevented by no-access-allowed or read-only zone protection. No-access-allowed can only occur in user mode.

**Pseudocode**

\[
\text{Addr} \leftarrow (rA) + \text{sext}(\text{IMM}) \\
\text{if TLB Miss(Addr) and MSR[VM] = 1 then} \\
\quad \text{ESR[EC]} \leftarrow 10010; \text{ESR[S]} \leftarrow 1 \\
\quad \text{MSR[UM]} \leftarrow \text{MSR[UM]; MSR[VMS]} \leftarrow \text{MSR[VM]; MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0 \\
\text{else if Access Protected(Addr) and MSR[VM] = 1 then} \\
\quad \text{ESR[EC]} \leftarrow 10000; \text{ESR[S]} \leftarrow 1; \text{ESR[DIZ]} \leftarrow \text{No-access-allowed} \\
\quad \text{MSR[UM]} \leftarrow \text{MSR[UM]; MSR[VMS]} \leftarrow \text{MSR[VM]; MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0 \\
\text{else} \\
\quad \text{Mem(Addr) } \leftarrow (rD)[24:31]
\]

**Registers Altered**

- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if an exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated

**Latency**

- 1 cycle with C\_AREA\_OPTIMIZED=0 or 2
- 2 cycles with C\_AREA\_OPTIMIZED=1

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction "imm," page 226 for details on using 32-bit immediate values.
sext16 Sign Extend Halfword

sext16 rD, rA

<table>
<thead>
<tr>
<th></th>
<th>rD</th>
<th>rA</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
</tr>
</tbody>
</table>

**Description**

This instruction sign-extends a halfword (16 bits) into a word (32 bits). Bit 16 in rA will be copied into bits 0-15 of rD. Bits 16-31 in rA will be copied into bits 16-31 of rD.

**Pseudocode**

\[(rD)[0:15] \leftarrow (rA)[16]\]
\[(rD)[16:31] \leftarrow (rA)[16:31]\]

**Registers Altered**

- rD

**Latency**

- 1 cycle
sext8 Sign Extend Byte

```
sext8 rD, rA
```

| 1 0 0 1 0 0 | rD | 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 | 3 |
| 0 6 1 1 | 1 | 24-31 in rA will be copied into bits 24-31 of rD. 
| 1 | 6 1 | 0-23 of rD.

**Description**

This instruction sign-extends a byte (8 bits) into a word (32 bits). Bit 24 in rA will be copied into bits 0-23 of rD. Bits 24-31 in rA will be copied into bits 24-31 of rD.

**Pseudocode**

```
(rD)[0:23] ← (rA)[24]
(rD)[24:31] ← (rA)[24:31]
```

**Registers Altered**

- rD

**Latency**

- 1 cycle
**sh**  
Store Halfword

```assembly
sh rD, rA, rB
shr rD, rA, rB
shea rD, rA, rB
```

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>0</th>
<th>R</th>
<th>0</th>
<th>EA</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Stores the contents of the least significant halfword of register rD, into the halfword aligned memory location that results from adding the contents of registers rA and rB.

If the R bit is set, a halfword reversed memory location is used and the two bytes in the halfword are reversed, storing data with the opposite endianness of the endianness defined by the E bit (if virtual protected mode is enabled).

If the EA bit is set, an extended address is used, formed by concatenating rA and rB instead of adding them.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if virtual protected mode is enabled, and access is prevented by no-access-allowed or read-only zone protection. No-access-allowed can only occur in user mode.

An unaligned data access exception occurs if the least significant bit in the address is not zero.

**Pseudocode**

```plaintext
if EA = 1 then
    Addr ← (rA) & (rB)
else
    Addr ← (rA) + (rB)
if TLB_Miss(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10010; ESR[S] ← 1
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Access_Protected(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10000; ESR[S] ← 1; ESR[DIZ] ← No-access-allowed
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Addr[31] ≠ 0 then
    ESR[EC] ← 00001; ESR[W] ← 0; ESR[S] ← 1; ESR[Rx] ← rD
else
    Mem(Addr) ← (rD)[16:31]
```

**Registers Altered**

- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if a TLB miss exception or a data storage exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated
- ESR[W], ESR[Rx], if an unaligned data access exception is generated
Latency
• 1 cycle with C_AREA_OPTIMIZED=0 or 2
• 2 cycles with C_AREA_OPTIMIZED=1

Note
The halfword reversed instruction is only valid if MicroBlaze is configured to use reorder instructions (C_USE_REORDER_INSTR = 1).

The extended address instruction is only valid if MicroBlaze is configured to use extended address (C_ADDR_SIZE > 32).
Chapter 5: MicroBlaze Instruction Set Architecture

**shi**

### Store Halfword Immediate

shi rD, rA, IMM

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>16</th>
<th>11</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>rD</td>
<td>rA</td>
<td>IMM</td>
<td></td>
</tr>
</tbody>
</table>

#### Description
Stores the contents of the least significant halfword of register rD, into the halfword aligned memory location that results from adding the contents of register rA and the value IMM, sign-extended to 32 bits.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB. A data storage exception occurs if virtual protected mode is enabled, and access is prevented by no-access-allowed or read-only zone protection. No-access-allowed can only occur in user mode. An unaligned data access exception occurs if the least significant bit in the address is not zero.

#### Pseudocode

\[
\text{Addr} \leftarrow (\text{rA}) + \text{sext}(\text{IMM})
\]

\[
\text{if TLB-Miss(Addr) and MSR[VM] = 1 then}
\]

\[
\text{ESR[EC]} \leftarrow 10010; \text{ESR[S]} \leftarrow 1
\]

\[
\text{MSR[UMS]} \leftarrow \text{MSR[UM]}; \text{MSR[VMS]} \leftarrow \text{MSR[VM]}; \text{MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0
\]

\[
\text{else if Access_Protected(Addr) and MSR[VM] = 1 then}
\]

\[
\text{ESR[EC]} \leftarrow 10000; \text{ESR[S]} \leftarrow 1; \text{ESR[DIZ]} \leftarrow \text{No-access-allowed}
\]

\[
\text{MSR[UMS]} \leftarrow \text{MSR[UM]}; \text{MSR[VMS]} \leftarrow \text{MSR[VM]}; \text{MSR[UM]} \leftarrow 0; \text{MSR[VM]} \leftarrow 0
\]

\[
\text{else if Addr[31] \neq 0 then}
\]

\[
\text{ESR[EC]} \leftarrow 00001; \text{ESR[W]} \leftarrow 0; \text{ESR[S]} \leftarrow 1; \text{ESR[Rx]} \leftarrow \text{rD}
\]

\[
\text{else}
\]

\[
\text{Mem(Addr)} \leftarrow (\text{rD})[16:31]
\]

#### Registers Altered
- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if a TLB miss exception or a data storage exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated
- ESR[W], ESR[Rx], if an unaligned data access exception is generated

#### Latency
- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

#### Note
By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
sra  Shift Right Arithmetic

sra         rD, rA

Description
Shifts arithmetically the contents of register rA, one bit to the right, and places the result in rD. The most significant bit of rA (that is, the sign bit) placed in the most significant bit of rD. The least significant bit coming out of the shift chain is placed in the Carry flag.

Pseudocode

\[
\begin{align*}
\text{(rD)}[0] & \leftarrow \text{(rA)}[0] \\
\text{(rD)}[1:31] & \leftarrow \text{(rA)}[0:30] \\
\text{MSR}[C] & \leftarrow \text{(rA)}[31]
\end{align*}
\]

Registers Altered
- rD
- MSR[C]

Latency
- 1 cycle
Shift Right with Carry

\[ \text{src} \quad \text{rD, rA} \]

<p>| | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1 0 0 1 0 0</td>
<td>rD</td>
<td>rA</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Shifts the contents of register rA, one bit to the right, and places the result in rD. The Carry flag is shifted in the shift chain and placed in the most significant bit of rD. The least significant bit coming out of the shift chain is placed in the Carry flag.

**Pseudocode**

\[
(rD)[0] \leftarrow \text{MSR}[C] \\
(rD)[1:31] \leftarrow (rA)[0:30] \\
\text{MSR}[C] \leftarrow (rA)[31]
\]

**Registers Altered**

- rD
- MSR[C]

**Latency**

- 1 cycle
### srl

Shift Right Logical

\[ \text{srl} \quad rD, rA \]

<table>
<thead>
<tr>
<th></th>
<th>rD</th>
<th>rA</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

Shifts logically the contents of register \( rA \), one bit to the right, and places the result in \( rD \). A zero is shifted in the shift chain and placed in the most significant bit of \( rD \). The least significant bit coming out of the shift chain is placed in the Carry flag.

**Pseudocode**

\[
\begin{align*}
(rD)[0] & \leftarrow 0 \\
(rD)[1:31] & \leftarrow (rA)[0:30] \\
\text{MSR}[C] & \leftarrow (rA)[31]
\end{align*}
\]

**Registers Altered**

- \( rD \)
- \( \text{MSR}[C] \)

**Latency**

- 1 cycle
Chapter 5: MicroBlaze Instruction Set Architecture

**SW  Store Word**

| sw  | rd, ra, rb |
| swr | rd, ra, rb |
| swea | rd, ra, rb |

### Description

Stores the contents of register rd, into the word aligned memory location that results from adding the contents of registers ra and rb.

If the R bit is set, the bytes in the stored word are reversed, storing data with the opposite endianness of the endianness defined by the E bit (if virtual protected mode is enabled).

If the EA bit is set, an extended address is used, formed by concatenating ra and rb instead of adding them.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if virtual protected mode is enabled, and access is prevented by no-access-allowed or read-only zone protection. No-access-allowed can only occur in user mode.

An unaligned data access exception occurs if the two least significant bits in the address are not zero.

### Pseudocode

```plaintext
if EA = 1 then
    Addr ← (ra) & (rb)
else
    Addr ← (ra) + (rb)
if TLB_Miss(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10010; ESR[S] ← 1
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Access_Protected(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10000; ESR[S] ← 1; ESR[DIZ] ← No-access-allowed
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Addr[30:31] ≠ 0 then
    ESR[EC] ← 00001; ESR[W] ← 1; ESR[S] ← 1; ESR[Rx] ← rd
else
    Mem(Addr) ← (rd)[0:31]
```

### Registers Altered

- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if a TLB miss exception or a data storage exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated
- ESR[W], ESR[Rx], if an unaligned data access exception is generated
**Latency**
- 1 cycle with \( \text{C\_AREA\_OPTIMIZED}=0 \) or 2
- 2 cycles with \( \text{C\_AREA\_OPTIMIZED}=1 \)

**Note**
The word reversed instruction is only valid if MicroBlaze is configured to use reorder instructions (\( \text{C\_USE\_REORDER\_INSTR}=1 \)).

The extended address instruction is only valid if MicroBlaze is configured to use extended address (\( \text{C\_ADDR\_SIZE}>32 \)).
**swapb**  Swap Bytes

`swapb  rD, rA`

<table>
<thead>
<tr>
<th></th>
<th>rD</th>
<th>rA</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Swaps the contents of register rA treated as four bytes, and places the result in rD. This effectively converts the byte sequence in the register between endianness formats, either from little-endian to big-endian or vice versa.

**Pseudocode**

\[
(rD)[24:31] \leftarrow (rA)[0:7] \\
(rD)[16:23] \leftarrow (rA)[8:15] \\
(rD)[8:15] \leftarrow (rA)[16:23] \\
(rD)[0:7] \leftarrow (rA)[24:31]
\]

**Registers Altered**

- rD

**Latency**

- 1 cycle

**Note**

This instruction is only valid if MicroBlaze is configured to use reorder instructions (\texttt{C\_USE\_REORDER\_INSTR = 1}).
swaph  Swap Halfwords

swaph  rD, rA

1 0 0 1 0 0  rD  rA  0 0 0 0 0 0 0 0 1 1 1 0 0 0 1 0
0  6  1  1
1  6  1

Description
Swaps the contents of register rA treated as two halfwords, and places the result in rD. This effectively converts the two halfwords in the register between endianness formats, either from little-endian to big-endian or vice versa.

Pseudocode
(rD)[0:15] ← (rA)[16:31]
(rD)[16:31] ← (rA)[0:15]

Registers Altered
•  rD

Latency
•  1 cycle

Note
This instruction is only valid if MicroBlaze is configured to use reorder instructions (C_USR_REORDER_INSTR = 1).
swi Store Word Immediate

swi rD, rA, IMM

<table>
<thead>
<tr>
<th>1 1 1 1 1 0</th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
</tr>
</tbody>
</table>

**Description**
Stores the contents of register rD, into the word aligned memory location that results from adding the contents of registers rA and the value IMM, sign-extended to 32 bits.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if virtual protected mode is enabled, and access is prevented by no-access-allowed or read-only zone protection. No-access-allowed can only occur in user mode.

An unaligned data access exception occurs if the two least significant bits in the address are not zero.

**Pseudocode**

```
Addr ← (rA) + sext(IMM)
if TLB_Miss(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10010; ESR[S] ← 1
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Access_Protected(Addr) and MSR[VM] = 1 then
    ESR[EC] ← 10000; ESR[S] ← 1; ESR[DIZ] ← No-access-allowed
    MSR[UMS] ← MSR[UM]; MSR[VMS] ← MSR[VM]; MSR[UM] ← 0; MSR[VM] ← 0
else if Addr[30:31] ≠ 0 then
    ESR[EC] ← 00001; ESR[W] ← 1; ESR[S] ← 1; ESR[Rx] ← rD
else
    Mem(Addr) ← (rD)[0:31]
```

**Register Altered**
- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if a TLB miss exception or a data storage exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated
- ESR[W], ESR[Rx], if an unaligned data access exception is generated

**Latency**
- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

**Note**
By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.
Chapter 5: MicroBlaze Instruction Set Architecture

SWX  Store Word Exclusive

\[
\text{swx } \quad rD, rA, rB
\]

<table>
<thead>
<tr>
<th>1</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rD</td>
<td>rA</td>
<td>rB</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**Description**

Conditionally stores the contents of register rD, into the word aligned memory location that results from adding the contents of registers rA and rB. If an AXI4 interconnect with exclusive access enabled is used, the store occurs if the interconnect response is EXOKAY, and the reservation bit is set; otherwise the store occurs when the reservation bit is set. The carry flag (MSR[C]) is set if the store does not occur, otherwise it is cleared. The reservation bit is cleared.

A data TLB miss exception occurs if virtual protected mode is enabled, and a valid translation entry corresponding to the address is not found in the TLB.

A data storage exception occurs if virtual protected mode is enabled, and access is prevented by no-access-allowed or read-only zone protection. No-access-allowed can only occur in user mode.

An unaligned data access exception will not occur even if the two least significant bits in the address are not zero.

Enabling AXI exclusive access ensures that the operation is protected from other bus masters, but requires that the addressed slave supports exclusive access. When exclusive access is not enabled, only the internal reservation bit is used. Exclusive access is enabled using the two parameters C_M_AXI_DP_EXCLUSIVE_ACCESS and C_M_AXI_DC_EXCLUSIVE_ACCESS for the peripheral and cache interconnect, respectively.

**Pseudocode**

\[
\text{Addr} \leftarrow (rA) + (rB)
\]

if Reservation = 0 then
    MSR[C] \leftarrow 1
else
    if TLB_Miss(Addr) and MSR[VM] = 1 then
        ESR[EC] \leftarrow 10010; ESR[S] \leftarrow 1
        MSR[UMS] \leftarrow MSR[UM]; MSR[VMS] \leftarrow MSR[VM]; MSR[UM] \leftarrow 0; MSR[VM] \leftarrow 0
    else if Access_Protected(Addr) and MSR[VM] = 1 then
        ESR[EC] \leftarrow 10000; ESR[S] \leftarrow 1; ESR[DIZ] \leftarrow No-access-allowed
        MSR[UMS] \leftarrow MSR[UM]; MSR[VMS] \leftarrow MSR[VM]; MSR[UM] \leftarrow 0; MSR[VM] \leftarrow 0
    else
        Reservation \leftarrow 0
    if AXI_Exclusive(Addr) and AXI_Response \neq EXOKAY then
        MSR[C] \leftarrow 1
    else
        Mem(Addr) \leftarrow (rD)[0:31]
        MSR[C] \leftarrow 0
\]

Send Feedback
Chapter 5: MicroBlaze Instruction Set Architecture

**Registers Altered**
- MSR[C], unless an exception is generated
- MSR[UM], MSR[VM], MSR[UMS], MSR[VMS], if a TLB miss exception or a data storage exception is generated
- ESR[EC], ESR[S], if an exception is generated
- ESR[DIZ], if a data storage exception is generated

**Latency**
- 1 cycle with C_AREA_OPTIMIZED=0 or 2
- 2 cycles with C_AREA_OPTIMIZED=1

**Note**
This instruction is used together with LWX to implement exclusive access, such as semaphores and spinlocks.

The carry flag (MSR[C]) may not be set immediately (dependent on pipeline stall behavior). The SWX instruction should not be immediately followed by an MSRCLR, MSRSET, MTS, or SRC instruction, to ensure the correct value of the carry flag is obtained.
Chapter 5: MicroBlaze Instruction Set Architecture

**wdc**  Write to Data Cache

```
wdc       rA,rB
wdc.flush rA,rB
wdc.clear rA,rB
wdc.clear.ea rA,rB
wdc.ext.flush rA,rB
wdc.ext.clear rA,rB
```

<table>
<thead>
<tr>
<th>1 0 0 1 0 0</th>
<th>0 0 0 0 0</th>
<th>rA</th>
<th>rB</th>
<th>E 0 0 EA 1 1 F 0 1 T 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>11</td>
<td>16</td>
<td>21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>27</td>
<td>31</td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Write into the data cache tag to invalidate or flush a cache line. The mnemonic `wdc.flush` is used to set the F bit, `wdc.clear` is used to set the T bit, `wdc.clear.ea` is used to set the T and EA bits, `wdc.ext.flush` is used to set the E, F and T bits, and `wdc.ext.clear` is used to set the E and T bits.

When `C_DCACHE_USE_WRITEBACK` is set to 1:

- If the F bits is set, the instruction will flush and invalidate the cache line.
- Otherwise, the instruction will only invalidate the cache line and discard any data that has not been written to memory.
- If the T bit is set, only a cache line with a matching address is invalidated:
  - If the EA bit is set register rA concatenated with rB is the extended address of the affected cache line.
  - Otherwise, register rA added with rB is the address of the affected cache line.
  - The EA bit is only taken into account when the parameter `C_ADDR_SIZE` > 32.
- The E bit is not taken into account.
- The F and T bits cannot be used at the same time.

When `C_DCACHE_USE_WRITEBACK` is cleared to 0:

- If the E bit is not set, the instruction will invalidate the cache line. Register rA contains the address of the affected cache line, and the register rB value is not used.
- Otherwise, MicroBlaze will request that the matching address in an external cache should be invalidated or flushed, depending on the value of the F bit.
- The E bit is only taken into account when the parameter `C_INTERCONNECT` is set to 3 (ACE).

When MicroBlaze is configured to use an MMU (`C_USE_MMU` >= 1) the instruction is privileged. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.
Pseudocode

if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    if C_DCACHE_USE_WRITEBACK = 1 then
        if T = 1 and EA = 1 then
            address ← (rA) & (rB)
        else
            address ← (rA) + (rB)
    else
        address ← (rA)
    if E = 0 then
        if C_DCACHE_LINE_LEN = 4 then
            cacheline_mask ← (1 << log2(C_DCACHE_BYTE_SIZE) - 4) - 1
            cacheline ← (DCache Line)[(address >> 4) ∧ cacheline_mask]
            cacheline_addr ← address & 0xffffffff0
        if C_DCACHE_LINE_LEN = 8 then
            cacheline_mask ← (1 << log2(C_DCACHE_BYTE_SIZE) - 5) - 1
            cacheline ← (DCache Line)[(address >> 5) ∧ cacheline_mask]
            cacheline_addr ← address & 0xffffffff0
        if C_DCACHE_LINE_LEN = 16 then
            cacheline_mask ← (1 << log2(C_DCACHE_BYTE_SIZE) - 6) - 1
            cacheline ← (DCache Line)[(address >> 6) ∧ cacheline_mask]
            cacheline_addr ← address & 0xffffffff0
        if F = 1 and cacheline.Dirty then
            for i = 0 .. C_DCACHE_LINE_LEN - 1 loop
                if cacheline.Valid[i] then
                    Mem(cacheline_addr + i * 4) ← cacheline.Data[i]
            if T = 0 then
                cacheline.Tag ← 0
            else if cacheline.Address = cacheline_addr then
                cacheline.Tag ← 0
            if E = 1 then
                if F = 1 then
                    request external cache flush with address
                else
                    request external cache invalidate with address

Registers Altered

• ESR[EC], in case a privileged instruction exception is generated

Latency

• 2 cycles for wdc.clear
• 2 cycles for wdc with C_AREA_OPTIMIZED=0 or 2
• 3 cycles for wdc with C_AREA_OPTIMIZED=0
• 2 + N cycles for wdc.flush, where N is the number of clock cycles required to flush the cache line to memory when necessary

Note

The wdc, wdc.flush, wdc.clear and wdc.clear.ea instructions are independent of data cache enable (MSR[DCE]), and can be used either with the data cache enabled or disabled.

The wdc.clear and wdc.clear.ea instructions are intended to invalidate a specific area in memory, for example a buffer to be written by a Direct Memory Access device. Using this instruction ensures that
other cache lines are not inadvertently invalidated, erroneously discarding data that has not yet been written to memory.

The address of the affected cache line is always the physical address, independent of the parameter C_USE_MMU and whether the MMU is in virtual mode or real mode.

When using wdc.flush in a loop to flush the entire cache, the loop can be optimized by using rA as the cache base address and rB as the loop counter:

```assembly
addik r5, r0, C_DCACHE_BASEADDR
addik r6, r0, C_DCACHE_BYTE_SIZE-C_DCACHE_LINE_LEN*4
loop:
    wdc.flush r5, r6
    bgtid r6, loop
    addik r6, r6, -C_DCACHE_LINE_LEN*4
```

When using wdc.clear in a loop to invalidate a memory area in the cache, the loop can be optimized by using rA as the memory area base address and rB as the loop counter:

```assembly
addik r5, r0, memory_area_base_address
addik r6, r0, memory_area_byte_size-C_DCACHE_LINE_LEN*4
loop:
    wdc.clear r5, r6
    bgtid r6, loop
    addik r6, r6, -C_DCACHE_LINE_LEN*4
```
Write to Instruction Cache

Write into the instruction cache tag to invalidate a cache line. The register rB value is not used. Register rA contains the address of the affected cache line.

When MicroBlaze is configured to use an MMU (C_USE_MMU >= 1) this instruction is privileged. This means that if the instruction is attempted in User Mode (MSR[UM] = 1) a Privileged Instruction exception occurs.

**Pseudocode**

```plaintext
if MSR[UM] = 1 then
    ESR[EC] ← 00111
else
    if C_ICACHE_LINE_LEN = 4 then
        cacheline_mask ← (1 << log2(C_CACHE_BYTE_SIZE) - 4) - 1
        (ICache Line)[((Ra) >> 4) ∧ cacheline_mask].Tag ← 0
    if C_ICACHE_LINE_LEN = 8 then
        cacheline_mask ← (1 << log2(C_CACHE_BYTE_SIZE) - 5) - 1
        (ICache Line)[((Ra) >> 5) ∧ cacheline_mask].Tag ← 0
    if C_ICACHE_LINE_LEN = 16 then
        cacheline_mask ← (1 << log2(C_CACHE_BYTE_SIZE) - 6) - 1
        (ICache Line)[((Ra) >> 6) ∧ cacheline_mask].Tag ← 0
```

**Registers Altered**
- ESR[EC], in case a privileged instruction exception is generated

**Latency**
- 2 cycles

**Note**

The WIC instruction is independent of instruction cache enable (MSR[ICE]), and can be used either with the instruction cache enabled or disabled.

The address of the affected cache line is the virtual address when the parameter C_USE_MMU = 3 (VIRTUAL) and the MMU is in virtual mode, otherwise it is the physical address.
### xor

**Logical Exclusive OR**

```plaintext
xor rD, rA, rB
```

<table>
<thead>
<tr>
<th>1 0 0 0 1 0</th>
<th>rD</th>
<th>rA</th>
<th>rB</th>
<th>0 0 0 0 0 0</th>
<th>0 0 0 0 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6 1</td>
<td>1</td>
<td>1 2</td>
<td>0 0 0 0 0 0</td>
<td>0 0 0 0 0 0</td>
</tr>
<tr>
<td>1</td>
<td>6 1</td>
<td>1</td>
<td>0 2</td>
<td>0 0 0 0 0 0</td>
<td>0 0 0 0 0 0</td>
</tr>
</tbody>
</table>

**Description**

The contents of register rA are XORed with the contents of register rB; the result is placed into register rD.

**Pseudocode**

```
(rD) ← (rA) ⊕ (rB)
```

**Registers Altered**

- rD

**Latency**

- 1 cycle
**xori**  Logical Exclusive OR with Immediate

xori  rD, rA, IMM

<table>
<thead>
<tr>
<th></th>
<th>rD</th>
<th>rA</th>
<th>IMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>6</td>
<td>3</td>
</tr>
</tbody>
</table>

**Description**

The IMM field is extended to 32 bits by concatenating 16 0-bits on the left. The contents of register rA are XOR’ed with the extended IMM field; the result is placed into register rD.

**Pseudocode**

\[(rD) \leftarrow (rA) \oplus \text{sext(IMM)}\]

**Registers Altered**

- rD

**Latency**

- 1 cycle

**Note**

By default, Type B Instructions will take the 16-bit IMM field value and sign extend it to 32 bits to use as the immediate operand. This behavior can be overridden by preceding the Type B instruction with an imm instruction. See the instruction “imm,” page 226 for details on using 32-bit immediate values.

Appendix A

Performance and Resource Utilization

Performance

Performance characterization of this core has been done using the margin system methodology. The details of the margin system characterization methodology is described in “IP Characterization and fMAX Margin System Methodology” below.

Maximum Frequencies

The maximum frequencies for the MicroBlaze™ core are provided in Table A-1.

Note: Zynq®-7000 results are expected to be similar to 7 series results.

Note: Spartan®-7 results are expected to be similar to Artix®-7 results.

Table A-1: Maximum Frequencies

<table>
<thead>
<tr>
<th>Family</th>
<th>F_{\text{max}} (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtex®-7</td>
<td>397</td>
</tr>
<tr>
<td>Kintex®-7</td>
<td>393</td>
</tr>
<tr>
<td>Artix-7</td>
<td>252</td>
</tr>
<tr>
<td>Virtex UltraScale™</td>
<td>452</td>
</tr>
<tr>
<td>Kintex UltraScale</td>
<td>457</td>
</tr>
<tr>
<td>Virtex UltraScale+™</td>
<td>670</td>
</tr>
<tr>
<td>Kintex UltraScale+</td>
<td>629</td>
</tr>
<tr>
<td>Zynq UltraScale+</td>
<td>542</td>
</tr>
</tbody>
</table>
Resource Utilization

The MicroBlaze core resource utilization for various parameter configurations are measured for the following devices:

- Virtex-7 (Table A-2)
- Kintex-7 (Table A-3)
- Artix-7 (Table A-4)
- Virtex UltraScale (Table A-5)
- Kintex UltraScale (Table A-6)
- Virtex UltraScale+ (Table A-7)
- Kintex UltraScale+ (Table A-8)
- Zynq UltraScale+ (Table A-9)

**Note:** Zynq-7000 results are expected to be similar to 7 series results.

**Note:** Spartan-7 results are expected to be similar to Artix-7 results.

The parameter values for each of the measured configurations are shown in Table A-10. The configurations directly correspond to the predefined templates in the MicroBlaze Configuration Wizard.

### Table A-2: Device Utilization - Virtex-7 FPGAs (XC7VX485T ffg1761-3)

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Device Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
</tr>
<tr>
<td>Minimum Area</td>
<td>626</td>
</tr>
<tr>
<td>Maximum Performance</td>
<td>3817</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>901</td>
</tr>
<tr>
<td>Linux with MMU</td>
<td>3452</td>
</tr>
<tr>
<td>Low-end Linux with MMU</td>
<td>2861</td>
</tr>
<tr>
<td>Typical</td>
<td>1914</td>
</tr>
<tr>
<td>Frequency Optimized</td>
<td>5939</td>
</tr>
</tbody>
</table>
### Table A-3: Device Utilization - Kintex-7 FPGAs (XC7K325T ffg900-3)

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Device Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
</tr>
<tr>
<td>Minimum Area</td>
<td>620</td>
</tr>
<tr>
<td>Maximum Performance</td>
<td>3809</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>900</td>
</tr>
<tr>
<td>Linux with MMU</td>
<td>3446</td>
</tr>
<tr>
<td>Low-end Linux with MMU</td>
<td>2868</td>
</tr>
<tr>
<td>Typical</td>
<td>1922</td>
</tr>
<tr>
<td>Frequency Optimized</td>
<td>5937</td>
</tr>
</tbody>
</table>

### Table A-4: Device Utilization - Artix-7 FPGAs (XC7A200T fbg676-3)

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Device Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
</tr>
<tr>
<td>Minimum Area</td>
<td>619</td>
</tr>
<tr>
<td>Maximum Performance</td>
<td>3809</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>900</td>
</tr>
<tr>
<td>Linux with MMU</td>
<td>3459</td>
</tr>
<tr>
<td>Low-end Linux with MMU</td>
<td>2868</td>
</tr>
<tr>
<td>Typical</td>
<td>1922</td>
</tr>
<tr>
<td>Frequency Optimized</td>
<td>5880</td>
</tr>
</tbody>
</table>

### Table A-5: Device Utilization - Virtex UltraScale FPGAs (XCVU095 ffvd1924-3)

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Device Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
</tr>
<tr>
<td>Minimum Area</td>
<td>550</td>
</tr>
<tr>
<td>Maximum Performance</td>
<td>3813</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>898</td>
</tr>
<tr>
<td>Linux with MMU</td>
<td>3417</td>
</tr>
<tr>
<td>Low-end Linux with MMU</td>
<td>2874</td>
</tr>
<tr>
<td>Typical</td>
<td>1954</td>
</tr>
<tr>
<td>Frequency Optimized</td>
<td>6035</td>
</tr>
</tbody>
</table>
### Appendix A: Performance and Resource Utilization

**Table A-6: Device Utilization - Kintex UltraScale FPGAs (XCKU040 ffva1156-3)**

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Device Resources</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
<td>FFs</td>
<td>(F_{\text{max}}) (MHz)</td>
</tr>
<tr>
<td>Minimum Area</td>
<td>564</td>
<td>227</td>
<td>422</td>
</tr>
<tr>
<td>Maximum Performance</td>
<td>3822</td>
<td>2993</td>
<td>283</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>905</td>
<td>548</td>
<td>422</td>
</tr>
<tr>
<td>Linux with MMU</td>
<td>3410</td>
<td>3164</td>
<td>250</td>
</tr>
<tr>
<td>Low-end Linux with MMU</td>
<td>2862</td>
<td>2547</td>
<td>264</td>
</tr>
<tr>
<td>Typical</td>
<td>1956</td>
<td>1514</td>
<td>307</td>
</tr>
<tr>
<td>Frequency Optimized</td>
<td>6038</td>
<td>5936</td>
<td>298</td>
</tr>
</tbody>
</table>

**Table A-7: Device Utilization - Virtex UltraScale+ FPGAs (XCVU3P ffvc1517-3)**

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Device Resources</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
<td>FFs</td>
<td>(F_{\text{max}}) (MHz)</td>
</tr>
<tr>
<td>Minimum Area</td>
<td>556</td>
<td>227</td>
<td>598</td>
</tr>
<tr>
<td>Maximum Performance</td>
<td>3851</td>
<td>2993</td>
<td>390</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>900</td>
<td>543</td>
<td>598</td>
</tr>
<tr>
<td>Linux with MMU</td>
<td>3418</td>
<td>3164</td>
<td>366</td>
</tr>
<tr>
<td>Low-end Linux with MMU</td>
<td>2891</td>
<td>2544</td>
<td>344</td>
</tr>
<tr>
<td>Typical</td>
<td>1956</td>
<td>1512</td>
<td>452</td>
</tr>
<tr>
<td>Frequency Optimized</td>
<td>6070</td>
<td>5930</td>
<td>411</td>
</tr>
</tbody>
</table>

**Table A-8: Device Utilization - Kintex UltraScale+ FPGAs (XCKU15P ffva1156-3)**

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Device Resources</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
<td>FFs</td>
<td>(F_{\text{max}}) (MHz)</td>
</tr>
<tr>
<td>Minimum Area</td>
<td>567</td>
<td>242</td>
<td>621</td>
</tr>
<tr>
<td>Maximum Performance</td>
<td>3857</td>
<td>2993</td>
<td>352</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>909</td>
<td>548</td>
<td>621</td>
</tr>
<tr>
<td>Linux with MMU</td>
<td>3466</td>
<td>3218</td>
<td>367</td>
</tr>
<tr>
<td>Low-end Linux with MMU</td>
<td>2918</td>
<td>2587</td>
<td>325</td>
</tr>
<tr>
<td>Typical</td>
<td>1966</td>
<td>1516</td>
<td>433</td>
</tr>
<tr>
<td>Frequency Optimized</td>
<td>6136</td>
<td>5949</td>
<td>401</td>
</tr>
</tbody>
</table>
### Table A-9: Device Utilization - Zynq UltraScale+ FPGAs (XCZU9EG ffvb1156-3)

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Device Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
</tr>
<tr>
<td>Minimum Area</td>
<td>552</td>
</tr>
<tr>
<td>Maximum Performance</td>
<td>3843</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>901</td>
</tr>
<tr>
<td>Linux with MMU</td>
<td>3436</td>
</tr>
<tr>
<td>Low-end Linux with MMU</td>
<td>2892</td>
</tr>
<tr>
<td>Typical</td>
<td>1966</td>
</tr>
<tr>
<td>Frequency Optimized</td>
<td>6103</td>
</tr>
</tbody>
</table>

### Table A-10: Parameter Configurations

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Minimum Area</th>
<th>Maximum Performance</th>
<th>Maximum Frequency</th>
<th>Linux with MMU</th>
<th>Low-end Linux with MMU</th>
<th>Typical</th>
<th>Frequency Optimized</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_ALLOW_DCACHE_WR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>C_ALLOW_ICACHE_WR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>C_AREA_OPTIMIZED</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>C_CACHE_BYTE_SIZE</td>
<td>4096</td>
<td>32768</td>
<td>4096</td>
<td>16384</td>
<td>8192</td>
<td>8192</td>
<td>16384</td>
</tr>
<tr>
<td>C_DCACHE_BYTE_SIZE</td>
<td>4096</td>
<td>32768</td>
<td>4096</td>
<td>16384</td>
<td>8192</td>
<td>8192</td>
<td>16384</td>
</tr>
<tr>
<td>C_DCACHE_LINE_LEN</td>
<td>4</td>
<td>8</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>C_DCACHE_USE_WRITEBACK</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_DEBUG_ENABLED</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>C_DIV_ZERO_EXCEPTION</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_M_AXI_D_BUS_EXCEPTION</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>C_FPU_EXCEPTION</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_FSL_EXCEPTION</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C_FSL_LINKS</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C_ICACHE_LINE_LEN</td>
<td>4</td>
<td>8</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>C_ILL_OPCODE.Exception</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_M_AXI_I_BUS_EXCEPTION</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_MMU_DTLB_SIZE</td>
<td>2</td>
<td>4</td>
<td>2</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Parameter</td>
<td>Configuration Parameter Values</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---------------------------</td>
<td>--------------------------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Minimum</td>
<td>Maximum</td>
<td>Parameter Values</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Area</td>
<td>Performance</td>
<td>Frequency</td>
<td>Linux with MMU</td>
<td>Low-end Linux with MMU</td>
<td>Typical</td>
<td>Frequency</td>
</tr>
<tr>
<td>C_MMU_ITLB_SIZE</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>C_MMU_TLB_ACCESS</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>C_MMU_ZONES</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>C_NUMBER_OF_PC_BRK</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>C_NUMBER_OF_RD_ADDR_BRK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C_NUMBER_OF_WR_ADDR_BRK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C_OPCODE_0x0_ILLEGAL</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>C_PVR</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>C_UNALIGNED_EXCEPTIONS</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>C_USE_BARREL</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>C_USE_DCACHE</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>C_USE_DIV</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_USE_EXTENDED_FSL_INSTR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>C_USE_FPU</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>C_USE_HW_MUL</td>
<td>0</td>
<td>2</td>
<td>0</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>C_USE_ICACHE</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>C_USE_MMU</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>3</td>
<td>3</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>C_USE_MSR_INSTR</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>C_USE_PCMP_INSTR</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>C_USE_REORDER_INSTR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>C_USE_BRANCH_TARGET_CACHE</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_BRANCH_TARGET_CACHE_SIZE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>C_ICACHE_STREAMS</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C_ICACHE_VICTIMS</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>C_DCACHE_VICTIMS</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>C_ICACHE_FORCE_TAG_LUTRAM</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>C_DCACHE_FORCE_TAG_LUTRAM</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>C_ICACHE_ALWAYS_USED</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_DCACHE_ALWAYS_USED</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_D_AXI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>C_USE_INTERRUPT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
Appendix A: Performance and Resource Utilization

IP Characterization and $f_{\text{MAX}}$ Margin System Methodology

Introduction

This section describes the methods to determine the maximum frequency ($f_{\text{MAX}}$) of IP operation within a system design. The method enables realistic performance reporting for any Xilinx FPGA architecture. The maximum frequency of a design is the maximum frequency at which the overall system can be implemented without encountering timing issues.

The $f_{\text{MAX}}$ Margin System Methodology

It is important to determine the IP performance in the context of a user system. In the case of the MicroBlaze characterization, the system includes the following items:

- The IP under test (MicroBlaze Processor)
- Local Memory (LMB)
- One level of Interconnect (AXI4, AXI4-Lite, AXI4-Stream)
- Memory controller (EMC)
- On-chip BRAM controller
- Peripherals (UART, Timer, Interrupt Controller, MDM)

Determining the $f_{\text{MAX}}$ of an Embedded IP with these components provides a more realistic performance target.

The system above has three types of AXI Interconnect. AXI4-Lite used for peripheral command and control, AXI4 used for memory accesses, and AXI4-Stream used for MicroBlaze streams.

For $f_{\text{MAX}}$ Margin System Analysis, the clock frequency of the system is incremented up to the maximum frequency where the system breaks with timing violations (worst case negative slack). The reported frequency is the failing frequency subtracted with this worst case negative slack.

Tool Options and Other Factors

Xilinx tools offer a number of options and settings that provide a trade-off between design performance, resource usage, implementation run time, and memory footprint. The settings that produce the best results for one design might not necessarily work for another design.

For the purpose of the $f_{\text{MAX}}$ Margin System Analysis, the IP design is characterized with default settings without specific constraints (other than the clocking constraint). This analysis is done with all different FPGA architectures and the maximum speed grade.
Appendix B

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Solution Centers

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

References

The following documents are available via your Vivado® installation.

Relevant individual documents are linked below.

2. **Vivado Design Suite User Guide:** Designing IP Subsystems Using IP Integrator (UG994)
3. **Vivado Design Suite User Guide:** Embedded Processor Hardware Design (UG898)
4. **Xilinx Software Development Kit Help** (UG782)
7. **AMBA 4 AXI4-Stream Protocol Specification, Version 1.0** (ARM IHI 0051A)
8. **AMBA AXI and ACE Protocol Specification** (ARM IHI 0022E)
10. LogiCore IP Soft Error Mitigation Controller (PG036)
11. Device Reliability Report (UG116)
12. LogiCore IP Processor LMB BRAM Interface Controller (PG112)
13. Hierarchical Design Methodology Guide (UG748)

The following lists additional resources you can access directly using the provided URLs.

14. The entire set of GNU manuals: 
   http://www.gnu.org/manual
15. IEEE 754-1985 standard 

---

**Training Resources**

Xilinx provides a variety of QuickTake videos and training courses to help you learn more about the concepts presented in this document. Use these links to explore related training resources:

1. Vivado Design Suite QuickTake Video: Creating IP Subsystems with Vivado IP Integrator
2. Vivado Design Suite QuickTake Video: IP Integrator Advanced User Tips
3. Vivado Design Suite QuickTake Video Tutorials
4. Essentials of FPGA Design Training Course
5. Vivado Design Suite Tool Flow Training Course
8. Embedded Systems Software Design
Please Read: Important Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.

Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2013-2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.