

SDNet Compiler Installation, Release Notes, and Getting Started Guide

UG1018 (v2018.2) October 12, 2018



Revision History

The following table shows the revision history for this document.

Date	Version	Revision
10/12/2018	2018.2	Updated Release Notes for v2018.2.
06/14/2018	2018.1.1	Updated Release Notes for v2018.1.1.
04/27/2018	2018.1	Updated Release Notes for v2018.1.
01/09/2018	2017.4	Updated Release Notes and Known Issues for v2017.4. Changed license environment variable from LM_LICENSE_FILE to XILINXD_LICENSE_FILE. Updated build number in Examples .
12/05/2017	2017.3	Updated information about obtaining a license.
10/30/2017	2017.3	Updated Release Notes and Known Issues for v2017.3 Updated build number in Examples .
10/02/2017	2017.2	Updated Release Notes and Known Issues for v2017.2 Updated build number in Examples .
07/27/2017	2017.1.1	Initial Xilinx release.

Table of Contents

Revision History	2
SDNet Compiler Installation, Release Notes, and Getting Started Guide	
Release Notes and Known Issues	4
System Requirements	5
Basic Installation	6
Linux Installation	8
Windows Installation	9
Test the Installation Using a Provided Example	12
Troubleshooting	14
Xilinx Resources	15
Solution Centers	15
Documentation Navigator and Design Hubs	15
References	16
Please Read: Important Legal Notices	16

SDNet Compiler Installation, Release Notes, and Getting Started Guide

Release Notes and Known Issues

Release Notes

1. Minor updates to P4-SDNet™.
2. PX system building now flattens hierarchical design during compilation to fix an issue where systems could have tuple connections that could bypass subsystems.
3. Fixed issue with Vivado® Design Suite simulation scripts.
4. Updated XPM compatibility for newer versions of Vivado tools.
5. Includes additional P4 example designs.

Known Issues

1. Xilinx recommends using a common clock to drive the clk_lookup and clk_control inputs on lookup engines.
2. For testbench simulation convenience, SDNet™ copies a version Vivado's XPM IP (`xpm_cdc.sv`, `xpm_memory.sv`, and `xpm_fifo.sv`) into the same directory as the Verilog sources. However, in the case of running the Vivado implementation tools on the design, it might be necessary to either remove or replace these files before packaging the IP to avoid conflicts with other versions of these files. Vivado Design Suite provides its version of these files within the `Xilinx\Vivado\2018.x\data\ip\xpm` subdirectories.

System Requirements

CPU Architecture

SDNet Compiler only supports x86-64 processor architecture.

Operating Systems

SDNet Compiler supports either Windows 64-bit or Linux 64-bit operating systems.

Windows Support

Ensure that Cygwin is installed in order to run the generated bash scripts. When installing Cygwin, packages for graphviz and gcc/g++ should be selected and installed. See the detailed instructions under [Installing Cygwin, page 10](#).

Linux Support

The following Linux distributions are officially supported. Refer to the Vivado® Design Suite v2018.1 release notes for a more detailed list of supported Linux distributions.

- Red Hat Enterprise Workstation (64-bit)
- SUSE Linux Enterprise (64-bit)
- Ubuntu (64-bit)
- CentOS (64-bit)

Xilinx Vivado Design Software

SDNet Compiler requires Vivado Design Suite to be installed and licensed on the target system. For Windows operating systems, Vivado Design Suite 2017.3 or later is required for RTL simulation.

Additional Tools and Recommended Software


Additional tools and recommended software include:

- gcc 6.2.0
- Questa v10.4c
- GraphViz DOT graph visualization software library
- Wireshark

See the *SDNet Packet Processor User Guide* (UG1012) [\[Ref 1\]](#) for more information.

Basic Installation

Extract the zip file and run the `xsetup` command to initiate installation. After accepting the EULA, you will be prompted for the directory in which to install SDNet Compiler. No program group entries or desktop shortcuts will be created as SDNet is currently a command-line based tool.



If the directory doesn't already exist the installer will display a prompt to create it. The SDNet installation requires approximately 850 MB of free disk space for Linux and approximately 530 MB for Windows.



After installation has completed SDNet can be run from the specified installation directory.



RECOMMENDED: Add the specified installation directory to your PATH environment variable.

Linux Installation

Add the path to the bin directory of your specified installation location to your path to finish setting up the compile.



RECOMMENDED: Add this environment variable to your profile loaded at login.

In the bash shell:

```
$ export PATH=${PATH}:sdnet-location/SDNet/2018.2/bin
```

In the csh shell:

```
$ setenv PATH ${PATH}:sdnet-location/SDNet/2018.2/bin
```

Note that Linux uses colons for concatenating items in a list.

For Vivado simulation support, it is necessary to set the environment variable XILINX_VIVADO to the location of the current Vivado tool installation.

Installing the License File

If you do not have a license, request one from Xilinx through your FAE or Sales representative. Academic users can request a license donation through the Xilinx University Program (XUP).

If the Vivado Design Suite is licensed using a local licensing daemon, the SDNet compiler license can be installed by appending the license file location to the XILINXD_LICENSE_FILE environment variable:

In the bash shell:

```
$ export XILINXD_LICENSE_FILE=${XILINXD_LICENSE_FILE}:absolute  
-license -filename
```


In the csh shell:

```
$ setenv XILINXD_LICENSE_FILE ${XILINXD_LICENSE_FILE}:absolute  
-license -filename
```


Refer to the *Vivado Design Suite User Guide: Release Notes, Installation, and Licensing* (UG973) [Ref 2] or contact your system administrator for the network license installation instructions.

Windows Installation

1. Go to **Control Panel > System and Security > System Properties > Advanced** to set up the environment variables.



2. Select **Environment Variables**, which brings up a new window for adding or modifying the environment variables.



3. Add the SDNet installation location `SDNet\2018.2\bin` directory to the PATH variable.
4. Set the `XILINX_VIVADO` system variable to the location of the Vivado tool installation, (`C:\Xilinx\Vivado\2018.2`).

Note that Windows uses semi-colons for concatenating items in a list.

Installing the License File


If you do not have a license, request one from Xilinx through your FAE or Sales representative. Academic users can request a license donation through the Xilinx University Program (XUP).

If the Vivado Design Suite is licensed using a local licensing daemon, the SDNet compiler license can be installed by adding the license file location to the `XILINXD_LICENSE_FILE` using the Environment Variables panel.



Refer to the *Vivado Design Suite User Guide: Release Notes, Installation, and Licensing* (UG973) [Ref 2] or contact your system administrator for the network license installation instructions.

Installing Cygwin

Cygwin installed on a Windows system can interpret and run the shell scripts generated by SDNet compiler. You can download the latest 64-bit version of the Cygwin installer at <http://www.cygwin.com>.



Select and install the libraries (packages) for graphviz and gcc/g++ when prompted.



Test the Installation Using a Provided Example

Linux

Open a terminal window and enter the following commands:

```
$ cd <install_area>/SDNet/2018.2
$ source settings.csh
$ # alternatively source settings.sh
$ cd <work_area>
$ <run sdnet>
```

Windows

Open a Cygwin window or command prompt by selecting from the Windows startup menu and enter the following commands to add SDNet to the PATH for the current terminal. If SDNet is already in the PATH, this can be skipped).

Using Cygwin:

```
$ cd <install_area>/SDNet/2018.2
$ source settings64.sh
```

Using a command prompt:

```
$ cd <install_area>\SDNet\2018.2
$ settings64.bat
$ cd <work_area>
$ <run sdnet>
```

Examples

The SDNet installation comes with a few examples contained in the `SDNet/2018.2/examples/` directory:

- ethernetVlan
- fiveTuple
- openflowClassifier
- p4examples

Copy the selected example files to your <work area>, and then run `sdnet` on the example.

For `.sdnet` examples, run:

```
sdnet <example_name>.sdnet -busType axi -workDir mytest1
```

For `p4` examples, run the P4-SDNet Translator, followed by the `sdnet` command:

```
p4c-sdnet <example_name>.p4 -o <example_name>.sdnet
```

```
sdnet <example_name>.sdnet -busType axi -workDir mytest1
```

Note: P4-SDNet Translator only runs on Linux operating systems. See the *P4-SDNet Translator User Guide* (UG1252) [\[Ref 2\]](#) for more information.

The output should display the following, and the generated files will be in the `mytest1` directory:

```
Xilinx SDNet Compiler version 2018.2, build xxxxxxxx
```

```
Compilation successful
```

Troubleshooting

If you receive the message “Cannot obtain license” and are running Linux with a node-locked license, check the Xilinx Vivado Design Suite license manager for local system Information as to whether the NIC address is 000000000000. If so, refer to the instructions posted at: <http://www.xilinx.com/support/answers/60510.html>

Under Linux the Ethernet interface must be named eth0, eth1, or similar. For example, on Ubuntu 16.04, run the following steps to change the default interface names to eth0:

1. Enter `$ sudo vi /etc/default/grub`
2. Add
`net.ifnames=0 biosdevname=0`
to the end of
`GRUB_CMDLINE_LINUX_DEFAULT="..."`
3. Enter `$ sudo update-grub`
4. Enter `$ sudo vi /etc/udev/rules.d/70-persistent-net.rules`
5. Add the line:
`SUBSYSTEM=="net", ACTION=="add", DRIVERS=="*",`
`ATTR{address}=="0c:c4:7a:aa:ab:4a",`
[substitute your MAC address]
`ATTR{dev_id}=="0x0", ATTR{type}=="1", NAME=="eth0"`
6. Enter `$ sudo vi /etc/network/interfaces`
7. Change all occurrences of the old interface name (enp3s0f0 or similar) to the new interface name (eth0)
8. Enter `$ sudo reboot`

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

Solution Centers

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

Documentation Navigator and Design Hubs

Xilinx® Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado® IDE, select **Help > Documentation and Tutorials**.
- On Windows, select **Start > All Programs > Xilinx Design Tools > DocNav**.
- At the Linux command prompt, enter `docnav`.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the **Design Hubs View** tab.
- On the Xilinx website, see the [Design Hubs](#) page.

Note: For more information on Documentation Navigator, see the [Documentation Navigator](#) page on the Xilinx website.

References

Contact Xilinx customer support for access to documents not yet available on the Xilinx website.

1. *SDNet Packet Processor User Guide* ([UG1012](#))
2. *Vivado Design Suite User Guide: Release Notes, Installation, and Licensing* ([UG973](#))
3. *P4-SDNet Translator User Guide* ([UG1252](#))

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2017–2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.