

# Pragmas and Data Motion Networks

## Introduction

This lab guides you through the process of handling data transfers between the software and hardware accelerators using various pragmas and the SDx API.

## Objectives

After completing this lab, you will be able to:


- Use pragmas to select ACP or AFI ports for data transfer
- Use pragmas to select different data movers for your hardware function arguments
- Understand the use of `sds_alloc()` and `sds_free()` calls
- Understand the use of `malloc()` and `free()` calls
- Analyze SDx generated hardware systems

## Procedure

This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

This lab comprises five primary steps: You will create an SDx project, mark two functions for hardware implementation, use `sys_port` and `data_mover` pragmas and analyze generated hardware, and, use `malloc()` and `free()` calls and see their impact on the hardware.

## General Flow for this Lab



## Create an SDx Project

## Step 1

**1-1. Launch SDx and create a project, called *lab2*, using the *matrix-multiply and add* template, targeting the Zed or Zybo board.**

**1-1-1.** Open SDx by selecting **Start > All Programs > Xilinx Design Tools > SDx 2016.3 > SDx IDE 2016.3**

The Workspace Launcher window will appear.

**1-1-2.** Click on the Browse button and browse to **c:\xup\SDSoC\labs**, if necessary and click **OK**.

**1-1-3.** Click **OK**.

Click **X** on the *Welcome* tab, if displayed, to close it.

**1-1-4.** Select **Xilinx SDx Project** to open the New Project GUI.

**1-1-5.** Enter **lab2** as the project name.

**1-1-6.** Click **Next** to see *Choose Hardware Platform* window showing various available platforms.

**1-1-7.** Select either *zybo* or *zed* (depending on the board you are using) and click **Next**.

**1-1-8.** Select *Linux* as the target OS, and click **Next**.

The Templates page appears, containing source code examples for the selected platform.

**1-1-9.** Select **Matrix Multiplication and Addition (area reduced)** in case of *zybo* or **Matrix Multiplication and Addition** in case of *zed* as the source.

**1-1-10.** Click **Finish**.

The *Project Explorer* tab will display the **lab2** project directory. The **lab2** folder also shows the **project.sdx** file. Double-clicking on it will display what you see in the right-side pane.

Notice the two functions, *mmult* and *madd*, are already targeted for hardware acceleration. Also, the data movement frequency selected is 142.86 MHz for Zed and 100.00 MHz for Zybo.

## Build the Project and Analyze

## Step 2

**2-1. Build the project. When done, analyze the data motion network through the report and built hardware using Vivado IPI.**

**2-1-1.** Select **Build Configurations > Set Active > Release**

**2-1-2.** In the *SDx Project Settings* pane on right, deselect the Bitstream and SD card image generation options since we want to explore the generated system hardware.

**Options**

Data motion network clock frequency (MHz): 142.86

☐ Generate emulation model Debug

☐ Generate bitstream

☐ Generate SD card image

☐ Insert AXI performance monitor

## (a) Zed

**Options**

Data motion network clock frequency (MHz): 100.00

☐ Generate emulation model Debug

☐ Generate bitstream

☐ Generate SD card image

☐ Insert AXI performance monitor

## (b) Zybo

Figure 1. Deselecting Bitstream and SD card image generation options

2-1-3. Right-click on **lab2** and select **Build Project**

This may take about 5 minutes.

2-1-4. Expand the **lab2** directory in Project Explorer and observe that *Release* folder is created along with virtual folders of *Binaries* and *Archives*. Expanding the *Release* folder shows **\_sds** and **src** folders along with **lab2.elf** (executable), **lab2.elf.bit** (hardware bit file) and several make files.2-1-5. In the *SDx Project Settings* window, under the *Reports* pane, click on **Data motion** link to view the Data Motion Network report.

The report shows the connections made by the SDx environment and the types of data transfers for each function implemented in hardware. You can also open this report file by double-clicking **data\_motion.html** entry in **Release > \_sds > reports** of Project Explorer. This will be used for reference later.

## Data Motion Network

Accelerator	Argument	IP Port	Direction	Declared Size(bytes)	Pragmas	Connection
madd_1	A	A	IN	1024*4		mmult_1:C
	B	B	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*4		ps7_S_AXI_ACP:AXIDMA_SIMPLE
mmult_1	A	A	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	B	B	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*4		madd_1:A

## Accelerator Callsites

Accelerator	Callsite	IP Port	Transfer Size (bytes)	Paged or Contiguous	Datamover Setup Time(CPU cycles)	Transfer Time(CPU cycles)
madd_1	main.cpp:128:11	A	4096	paged		
		B	4096	contiguous	1112	5616
		C	4096	contiguous	1112	5616
mmult_1	main.cpp:127:11	A	4096	contiguous	1112	5616
		B	4096	contiguous	1112	5616
		C	4096	paged		

## (a) Zed

**Data Motion Network**

Accelerator	Argument	IP Port	Direction	Declared Size(bytes)	Pragmas	Connection
madd_1	A	A	IN	1024*2		mmult_1:C
	B	B	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*2		ps7_S_AXI_ACP:AXIDMA_SIMPLE
mmult_1	A	A	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	B	B	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*2		madd_1:A

**Accelerator Callsites**

Accelerator	Callsite	IP Port	Transfer Size (bytes)	Paged or Contiguous	Datamover Setup Time(CPU cycles)	Transfer Time(CPU cycles)
madd_1	main.cpp:126:11	A	2048	paged		
		B	2048	contiguous	1118	4624
		C	2048	contiguous	1118	4624
mmult_1	main.cpp:125:11	A	2048	contiguous	1118	4624
		B	2048	contiguous	1118	4624
		C	2048	paged		

**(b) Zybo****Figure 2. Data motion network and accelerator callsites**

There are two accelerated functions- madd and mmult. They are given instance names as madd\_1 and mmult\_1. Each function has three arguments and hence three ports. Notice that the C port of mmult\_1 is directly connected to A\_PORTA port of madd\_1 port, whereas the other two ports of each hardware are connected in the system via AXIDMA\_SIMPLE channels on ACP.


The transfer size is 4096 bytes (or 1024 words) on each ports of the two accelerators in case of ZedBoard, whereas it is 2048 bytes in Zybo.




Skip to 3-1 if you have done Lab1.

**2-1-6.** As before, open Vivado by selecting **Start > All Programs > Xilinx Design Tools > SDx 2016.3 > Vivado Design Suite > Vivado 2016.3**


**2-1-7.** Open the design by browsing to `c:\xup\SDSoC\labs\lab2\Release\_sds\p0\ipi` and selecting either the **zybo.xpr** or **zed.xpr**.

**2-1-8.** Click on **Open Block Design** in the Flow Navigator pane. The block design will open. Note various system blocks which connect to the Cortex-A9 processor (identified by ZYNQ in the diagram).

**Figure 3. The generated block design**

**2-1-9.** Click on  **show interface connections only** (  ) button followed by click on the **regenerate layout** (  ) button.

**2-1-10.** Follow the connections, and notice a data path from *A* and *B* of *mmult\_1* and observe that there is a master connection to the **S\_AXI\_ACP** port of *PS7* through the *datamover*.



**Figure 4. Tracing input datapath of mmult\_1**

Notice that input data *A* (Master) is connected to *AP\_FIFO\_IARG\_0* (Slave), which is connected to *M\_AXIS\_MM2S* of *dm\_1* (Master) through *S\_AXIS\_FIFO\_0* (Slave) (corresponds to *AP\_FIFO\_IARG\_0*). The *M\_AXI\_MM2S* (data fetch) is connected to *S01\_AXI* of the *axi\_ic\_ps7\_S\_AXI\_ACP* instance. Similarly, the datapath of *B* is *B > AP\_FIFO\_IARG\_1 > S\_AXIS\_1 > M\_AXIS\_MM2S* of *dm\_2 > M\_AXI\_MM2S* of *dm\_2 > S02\_AXI* of *axi\_ic\_ps7\_S\_AXI\_ACP*. Both operands (input data to *mmult*) are provided by *axi\_ic\_ps7\_S\_AXI\_ACP* (Master) which is connected to the *S\_AXI\_ACP* (ACP Slave) of *PS7*.

**2-1-11.** Close Vivado by selecting **File > Exit**. Do not save the block design.

## Using sys\_port Pragma

## Step 3

**3-1. Add sys\_port pragma in mmult.h file. Build the project and analyze the data motion network.**

**3-1-1.** Expand **lab2 > src** and double-click on *main.cpp* to see its content.

If line numbers are not visible then you can right-click in the left border of the file and select Show Line Numbers.

**3-1-2.** Double-click the *mmultadd.h* file in the Project Explorer view, to open the file in the source editor.

**3-1-3.** Immediately preceding the declaration for the *mmult* function (line 53), insert the following to specify the system port for each of the input arrays

```
#pragma SDS data sys_port(A:ACP, B:AFI)
```

ACP is the default connection type, but it will be specified explicitly for *A*. *B* will have an AFI type which will connect it to one of the PS7 HP ports.

**3-1-4.** Save the file by selecting **File > Save**

- 3-1-5. Right-click the top-level folder for the project and click on **Clean Project** in the menu.
- 3-1-6. Right-click the top-level folder for the project and click on **Build Project** in the menu.
- 3-1-7. When build process is done, select the **lab2** tab so you can access Data Motion link.
- 3-1-8. Click on the **Data Motion report** link and analyze the result.

Data Motion Network						
Accelerator	Argument	IP Port	Direction	Declared Size(bytes)	Pragmas	Connection
madd_1	A	A	IN	1024*4		mmult_1:C
	B	B	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*4		ps7_S_AXI_ACP:AXIDMA_SIMPLE
mmult_1	A	A	IN	1024*4	• sys_port:ACP	ps7_S_AXI_ACP:AXIDMA_SIMPLE
	B	B	IN	1024*4	• sys_port:AFI	ps7_S_AXI_HP0:AXIDMA_SIMPLE
	C	C	OUT	1024*4		madd_1:A

Accelerator Callsites						
Accelerator	Callsite	IP Port	Transfer Size (bytes)	Paged or Contiguous	Datamover Setup Time(CPU cycles)	Transfer Time(CPU cycles)
madd_1	main.cpp:128:11	A	4096	paged		
		B	4096	contiguous	1112	5616
		C	4096	contiguous	1112	5616
mmult_1	main.cpp:127:11	A	4096	contiguous	1112	5616
		B	4096	contiguous	7600	5829
		C	4096	paged		

## (a) Zed

Data Motion Network						
Accelerator	Argument	IP Port	Direction	Declared Size(bytes)	Pragmas	Connection
madd_1	A	A	IN	1024*2		mmult_1:C
	B	B	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*2		ps7_S_AXI_ACP:AXIDMA_SIMPLE
mmult_1	A	A	IN	1024*2	• sys_port:ACP	ps7_S_AXI_ACP:AXIDMA_SIMPLE
	B	B	IN	1024*2	• sys_port:AFI	ps7_S_AXI_HP0:AXIDMA_SIMPLE
	C	C	OUT	1024*2		madd_1:A

Accelerator Callsites						
Accelerator	Callsite	IP Port	Transfer Size (bytes)	Paged or Contiguous	Datamover Setup Time(CPU cycles)	Transfer Time(CPU cycles)
madd_1	main.cpp:126:11	A	2048	paged		
		B	2048	contiguous	1118	4624
		C	2048	contiguous	1118	4624
mmult_1	main.cpp:125:11	A	2048	contiguous	1118	4624
		B	2048	contiguous	4414	4872
		C	2048	paged		

## (b) Zybo

Figure 5. Data Motion network after applying sys\_port pragma

Compared to Figure 2, observe that the *Pragmas* column has two *sys\_port* entries for the *mmult\_1* instance. The same column shows that *A* port is connected to *ACP* whereas *B* is connected to *AFI* (HPx). The connections are made to the *S\_AXI\_ACP* and *S\_AXI\_HP0* ports of the PS7. The AXIDMA\_SIMPLE transfer is also selected.

### 3-2. Open Vivado IPI design.

3-2-1. Open Vivado by selecting **Start > All Programs > Xilinx Design Tools > SDx 2016.3 > Vivado Design Suite > Vivado 2016.3**

3-2-2. Open the design again by browsing to *c:\xup\SDSoC\labs\lab2\Release\\_sds\p0\ipi* and selecting either the **zybo.xpr** or **zed.xpr**.

3-2-3. Click on **Open Block Design** in the *Flow Navigator* pane. The block design will open. Note various system blocks which connect to the Cortex-A9 processor (identified by ZYNQ in the diagram).

3-2-4. Click on the **show interface connections only** () button followed by click on the **regenerate layout** () button.

3-2-5. Follow through the data path of *B* of *mmult\_1* and observe that there is a connection to the *S\_AXI\_HP0* port of *PS7*.




Figure 6. Tracing B input datapath of *mmult\_1*

Notice that input data *B* (Master) connects to *AP\_FIFO\_IARG\_1*, which is connected to *M\_AXIS\_MM2S* of *dm\_2* through *S\_AXIS\_FIFO\_1*. The *M\_AXIS\_MM2S* is connected to *S00\_AXI* of the *axi\_ic\_ps7\_S\_AXI\_HP0* instance. The *axi\_ic\_ps7\_S\_AXI\_HP0* connects to *S\_AXI\_HP0* of PS7 to provide the requested data. Four datamover instances, all of AXI DMA type, are used.

3-2-6. Close Vivado by selecting **File > Exit**. Do not save the block design.

## Using data\_mover Pragma

## Step 4

4-1. Comment out the *sys\_port* pragma and add *data\_mover* pragma in *mmult.h* file. Build the project and analyze the data motion network.

4-1-1. Double-click the *mmultadd.h* under *lab2 > src*.

**4-1-2.** Comment out the pragma that you had inserted in the previous section.

**4-1-3.** Add the following pragma statement above the mmult function declaration.

```
#pragma SDS data data_mover(A:AXIDMA_SG, B:AXIDMA_SIMPLE, C:AXIFIFO)
```

**4-1-4.** Save the file by selecting **File > Save**

**4-1-5.** Right-click the top-level folder for the project and click on **Clean Project** in the menu.

**4-1-6.** Right-click the top-level folder for the project and click on **Build Project** in the menu.

**4-1-7.** When build process is done, select the **lab2** tab so you can access Data Motion link.

**4-1-8.** Click on the **Data Motion report** link and analyze the result.

**Data Motion Network**

Accelerator	Argument	IP Port	Direction	Declared Size (bytes)	Pragmas	Connection
madd_1	A	A	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SG
	B	B	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*4		ps7_S_AXI_ACP:AXIDMA_SIMPLE
mmult_1	A	A	IN	1024*4	• data_mover:AXIDMA_SG	ps7_S_AXI_ACP:AXIDMA_SG
	B	B	IN	1024*4	• data_mover:AXIDMA_SIMPLE	ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*4	• data_mover:AXIFIFO	ps7_M_AXI_GP0:AXIFIFO

**Accelerator Callsites**

Accelerator	Callsite	IP Port	Transfer Size (bytes)	Paged or Contiguous	Datamover Setup Time(CPU cycles)	Transfer Time(CPU cycles)
madd_1	main.cpp:128:11	A	4096	paged	23054	3024637184
		B	4096	contiguous	1112	5616
		C	4096	contiguous	1112	5616
mmult_1	main.cpp:127:11	A	4096	contiguous	4650	3024635392
		B	4096	contiguous	1112	5616
		C	4096	paged	198868	9374

**(a) Zed**



**Data Motion Network**

Accelerator	Argument	IP Port	Direction	Declared Size (bytes)	Pragmas	Connection
madd_1	A	A	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SG
	B	B	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*2		ps7_S_AXI_ACP:AXIDMA_SIMPLE
mmult_1	A	A	IN	1024*2	• data_mover:AXIDMA_SG	ps7_S_AXI_ACP:AXIDMA_SG
	B	B	IN	1024*2	• data_mover:AXIDMA_SIMPLE	ps7_S_AXI_ACP:AXIDMA_SIMPLE
	C	C	OUT	1024*2	• data_mover:AXIFIFO	ps7_M_AXI_GP0:AXIFIFO

**Accelerator Callsites**


Accelerator	Callsite	IP Port	Transfer Size (bytes)	Paged or Contiguous	Datamover Setup Time(CPU cycles)	Transfer Time(CPU cycles)
madd_1	main.cpp:126:11	A	2048	paged	16854	8384
		B	2048	contiguous	1118	4624
		C	2048	contiguous	1118	4624
mmult_1	main.cpp:125:11	A	2048	contiguous	3804	7062
		B	2048	contiguous	1118	4624
		C	2048	paged	99884	6656

**(b) Zybo****Figure 7. Data Motion network after applying data\_mover pragma**

Compared to Figure 2, observe that Pragmas columns has three *data mover* entries for the mmult\_1 instance. The same column shows that A port is using AXIDMA\_SG data mover, B is using AXIDMA\_SIMPLE data mover, and C is using AXIFIFO data mover. The connection column indicates that A and B are connected to ACP whereas C is connected to GP0 of the PS7.

**4-2. Open Vivado IPI design.**

- 4-2-1. Open Vivado by selecting **Start > All Programs > Xilinx Design Tools > SDx 2016.3 > Vivado Design Suite > Vivado 2016.3**
- 4-2-2. Open the design by browsing to *c:\xup\SDSoC\labs\lab2\Release\\_sds\p0\ipi* and selecting either the **zybo.xpr** or **zed.xpr**.
- 4-2-3. Click on **Open Block Design** in the *Flow Navigator* pane.
- 4-2-4. Click on the **show interface connections only** button followed by click on the **regenerate layout** button.
- 4-2-5. Follow through the data path of A of mmult\_1 and observe that there is a connection to the **S\_AXI\_ACP** port of PS7 using AXI DMA SG data mover (*dm\_0*).



**Figure 8. Tracing B input datapath of mmult\_1 through SG datamover**

Notice that A is connected to AP\_FIFO\_IARG\_0, which is connected to M\_AXIS\_1 of axis\_rtl\_dm\_0. The data to axis\_rtl\_dm\_0 is connected through s\_axis\_txd which is connected to dm\_0. The M\_AXIS\_SG connects to S01\_AXI of axi\_ic\_ps7\_s\_axi\_acp which connects to S\_AXI\_ACP of PS7.

**4-2-6.** Close Vivado by selecting **File > Exit**. Do not save the block design.

## Using malloc()

## Step 5

**5-1.** Comment out the `data_mover` pragma in `mmult.h` file. Replace `sds_alloc` and `sds_free` calls with `malloc` and `free` calls in the `main.cpp` file. Build the project and analyze the data motion network.

The `sds_alloc()` call uses a single physical memory space which may or may not be available in Linux OS. The `sds_alloc()` call uses simple DMA data mover. Linux OS can translate contiguous virtual address into multiple physical address ranges. In Linux OS, `malloc()` can be used to enable single virtual address space mapping to multiple physical address space segments however it must use Scatter Gather (SG) DMA. Memory allocated using `sds_alloc` call must be released using `sds_free` call whereas memory allocated using `malloc` must be freed using `free` calls.

**5-1-1.** Double-click the `mmultadd.h` under `lab2 > src`.

**5-1-2.** Comment out the pragma for `data_mover` that you had inserted in the previous section and save the file.

**5-1-3.** Save the file by selecting **File > Save**

**5-1-4.** Double-click the `main.cpp` under `lab2 > src`.

**5-1-5.** Replace 4 `sds_alloc()` calls with `malloc()` and 8 `sds_free` calls with `free()` (CTRL+F to access *Find and Replace*) and save the file.

- 5-1-6. Right-click the top-level folder for the project and click on **Clean Project** in the menu.
- 5-1-7. Right-click the top-level folder for the project and click on **Build Project** in the menu.
- 5-1-8. When the build process is complete, select the **lab2** tab so you can access Data Motion link.
- 5-1-9. Click on the **Data Motion report** link and analyze the result.

Data Motion Network						
Accelerator	Argument	IP Port	Direction	Declared Size(bytes)	Pragmas	Connection
madd_1	A	A	IN	1024*4		mmult_1:C
	B	B	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SG
	C	C	OUT	1024*4		ps7_S_AXI_ACP:AXIDMA_SG
mmult_1	A	A	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SG
	B	B	IN	1024*4		ps7_S_AXI_ACP:AXIDMA_SG
	C	C	OUT	1024*4		madd_1:A

Accelerator Callsites						
Accelerator	Callsite	IP Port	Transfer Size (bytes)	Paged or Contiguous	Datamover Setup Time(CPU cycles)	Transfer Time(CPU cycles)
madd_1	main.cpp:128:11	A	4096	paged		
		B	4096	paged	23054	3024637184
		C	4096	paged	23054	3024637184
mmult_1	main.cpp:127:11	A	4096	paged	23054	3024637184
		B	4096	paged	23054	3024637184
		C	4096	paged		

#### (a) Zed

Data Motion Network						
Accelerator	Argument	IP Port	Direction	Declared Size(bytes)	Pragmas	Connection
madd_1	A	A	IN	1024*2		mmult_1:C
	B	B	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SG
	C	C	OUT	1024*2		ps7_S_AXI_ACP:AXIDMA_SG
mmult_1	A	A	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SG
	B	B	IN	1024*2		ps7_S_AXI_ACP:AXIDMA_SG
	C	C	OUT	1024*2		madd_1:A

Accelerator Callsites						
Accelerator	Callsite	IP Port	Transfer Size (bytes)	Paged or Contiguous	Datamover Setup Time(CPU cycles)	Transfer Time(CPU cycles)
madd_1	main.cpp:126:11	A	2048	paged		
		B	2048	paged	16854	8384
		C	2048	paged	16854	8384
mmult_1	main.cpp:125:11	A	2048	paged	16854	8384
		B	2048	paged	16854	8384
		C	2048	paged		

#### (b) Zybo

**Figure 9. Data Motion network after applying data\_mover pragma**

Compared to Figure 2, observe that *Paged* or *Contiguous* column has *paged* type of data movement instead of contiguous. The Connection column shows AXIDMA\_SG on S\_AXI\_ACP.

## 5-2. Open Vivado IPI design.


- 5-2-1. Open Vivado by selecting **Start > All Programs > Xilinx Design Tools > SDx 2016.3 > Vivado Design Suite > Vivado 2016.3**

**5-2-2.** Open the design by browsing to `c:\xup\SDSoC\labs\lab2\Release\_sds\p0\lpi` and selecting either the `zybo.xpr` or `zed.xpr`.

**5-2-3.** Click on **Open Block Design** in the *Flow Navigator* pane.

**5-2-4.** Click on the **show interface connections only** button followed by click on the **regenerate layout** button.

**5-2-5.** Notice that there are three datamover instances and only the `S_AXI_ACP` port on the PS7 is used.



**Figure 10.** Tracing B input datapath of `mmult_1` through the SG datamover

**5-2-6.** Close Vivado by selecting **File > Exit**. Do not save the block design.

**5-2-7.** Close SDx by selecting **File > Exit**

## Conclusion

In this lab, you used various pragmas to control the generated data motion network and number of data movers. You used `sys_port` and `data_mover` pragmas and observed the type of ports used. You also used `malloc()` and `free()` calls instead of `sds_alloc()` and `sds_free()` calls to handle the non-contiguous memory usage. The built hardware design was analyzed using Vivado IPI and you observed that the number of data movers IP and type of data movers are controlled by the type of pragma used and the type of memory allocation call used.