# Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
</table>
| 08/17/2018 | 1.17    | In Chapter 1: Added XA devices to Table 1-7. Added an Important note about Tandem PROM configuration on page 27. Updated the Die Level Bank Numbering Overview section to include the XA Spartan-7 devices.
|            |         | In Chapter 2: Updated the links to individual ZIP files in Table 2-1 and moved the status to production on many of the devices.
|            |         | In Chapter 3: Added XA Spartan-7 devices to Table 3-1. Where applicable, added the XA devices. |
| 03/14/2018 | 1.16    | In Chapter 2: Updated the links to individual ZIP files in Table 2-1 and Table 2-2.
|            |         | In Chapter 3: Added XC7A12T, XC7A25T, and Spartan-7 device diagrams.
|            |         | In Chapter 4: In response to XCN16004: Forged to Stamped Lid Conversion for Monolithic FPGA Flip Chip Packages, added Figure 4-34: FF900 and FFG900 (XC7K325T and XC7K410T) Flip-Chip BGA (1.0 mm Pitch) with Stamped Lid and Figure 4-36: FF1156 and FFG1156 (XC7K420T and XC7K480T) Flip-Chip BGA (1.0 mm Pitch) with Stamped Lid. |
| 07/24/2017 | 1.15    | Added the XC/XA Spartan-7 devices, the XC7A12T/XA7A12T and XC7A25T/XA7A25T devices, and the CPG238 package. Removed the Preface.
<p>|            |         | In Chapter 1: Added an Important note on page 22. Updated the DDR DQS strobe pin direction in Table 1-12. Added the Migrating between Devices section. Updated the CPG236 package on page 40. Corrected the package list in XC7VX485T and XQ7VX485T Banks. |
|            |         | In Chapter 2: Added Package Specifications Designations section. |
|            |         | In Chapter 4: Revised Figure 4-47, the RF1761 mechanical drawing. |
|            |         | In Chapter 5: Added devices to Table 5-1. In Table 5-3, changed the Peak Package Reflow Body Temperature for some packages to 245°C. |
|            |         | In Chapter 6: Added Figure 6-1: Spartan-7 Device Package Marking. Updated Figure 6-2, Figure 6-3, and Figure 6-4 to add the bar code marking and the Pb-free character. Added the Pb-free Character description as outlined in XCN16022: Cross-ship of Lead-free Bump and Substrates in Lead-free (FFG/FBG/SBG) Packages. Revised the Bar Code section of Table 6-1 to include changes outlined in XCN16014: Top Marking change for 7 Series, UltraScale, and UltraScale+ Products. |
|            |         | In Chapter 7: Added packages to Table 7-1. |
|            |         | Added Appendix C, Additional Resources and Legal Notices. Moved the Disclaimer Notices and References sections to Appendix C. |</p>
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>03/23/2016</td>
<td>1.14</td>
<td>Updated to add the XQ7VX690T in the RF1158 package. Added RoHS compliant options (FFV packages) where applicable. In Table 1-12, updated the SRCC description. Updated Figure 4-7 with solder ball composition changes. Refined the A2 dimensions in Figure 4-12 and Figure 4-22. Added the FFV1761 package (Figure 4-42). Added the RF1158 to Figure 4-46. Completely revised Chapter 5, Thermal Specifications with industry standard guidelines for all sections. Updated the Thermal Management Strategy section. Updated the Thermal Interface Material section previously in Appendix B. Added the Applied Pressure from Heat Sink to the Package via Thermal Interface Materials section. In Appendix B: Moved and renamed the Reasons for Thermal Management section to Chapter 5. Removed the Package Loading Specifications section.</td>
</tr>
<tr>
<td>11/13/2014</td>
<td>1.13</td>
<td>Added XC7A15T and XA7A15T devices throughout the specification.</td>
</tr>
<tr>
<td>10/28/2014</td>
<td>1.12</td>
<td>Added a discussion on ULA materials on page 17. Added clarifications with regards to Artix-7 devices throughout the document including Pin Compatibility between Packages and Note 1 to Table 3-2. Updated Note on page 72. In Table 5-2 and Figure 5-7, revised the Peak temperature (body) values and the Ramp-up rate and Ramp-down rate to 2°C/s. Removed references to CL/CLG packages in Table 5-3 and Appendix A. Updated Figure 5-4. Also added the Peak Package Reflow Body Temperature values to Table 5-3. Added Heat Sink Removal Procedure, Package Pressure Handling Capacity, Post Reflow/Cleaning/Washing, and Conformal Coating. Added Chapter 7, Packing and Shipping.</td>
</tr>
<tr>
<td>Date</td>
<td>Version</td>
<td>Revision</td>
</tr>
<tr>
<td>-----------</td>
<td>---------</td>
<td>--------------------------------------------------------------------------</td>
</tr>
<tr>
<td>03/18/2014</td>
<td>1.11</td>
<td>Added the XC7A35T, XC7A50T, and XC7A75T throughout document including Table 1-3, Table 1-8, Figure 1-6, Figure 1-7, Figure 1-8, Table 2-2, Table 3-2, Table 5-1, and added or updated Figure 3-41 through Figure 3-80. Also added the automotive XA Artix-7 FPGA versions (XA7A35T, XA7A50T, XA7A75T, and XA7A100T) and the defense-graded Artix-7Q device (XQ7A50T) with applicable packages. In Table 1-1, updated Note 1. In Table 1-12, updated Note 2 and the description of PUDC_B. Added links to all the ruggedized packages in Chapter 2, 7 Series FPGAs Package Files. Updated the DCI pin description in the legends for all the Memory Groupings diagrams in Chapter 3, Device Diagrams. Added CPG236 package to document including Figure 4-7, Table 5-1, and Table A-1. Added CSG325 to document including updating Figure 4-9. This update includes a change in the A2 dimensions for the CSG324. Replaced Figure 4-16: FG484 and FGG484 Wire-bond Fine-Pitch BGA Package Specification for Artix-7 FPGAs, page 275 with a new drawing with updated dimensions. Replaced Figure 4-17: FG676 and FGG676 Wire-bond Fine-Pitch BGA Package Specification for Artix-7 FPGAs, page 276 with a new drawing with an updated mechanical drawing. Updated the M specification in Figure 4-19: RB484 Ruggedized Flip-Chip BGA Package Specifications for Artix-7 FPGAs, page 278. Replaced Figure 4-33: FF676, FFG676, and FFV676 Flip-Chip BGA Package Specifications for Kintex-7 FPGAs, page 292 with a new drawing where the lid is updated with four corner posts. Updated the References links in Chapter 5, Thermal Specifications. Revised the M diameter for FF/FFG, FB/FBG, FH/FHG, FL/FLG, and RF/RB/RS packages in Table A-1.</td>
</tr>
<tr>
<td>11/15/2013</td>
<td>1.10</td>
<td>Updated disclaimer. Added the XQ devices and RB/RF/RS package information throughout document. Added Note 1 to Table 1-2 and Note 6 to Table 1-12. Revised the super logic region numbers in Figure 1-20. Removed the Virtex-7 HT devices (HCG packages). Before removal, revised the super logic region numbers in Figure 1-20: XC7VH870T Banks. For packaging and pinout information on the Virtex-7 HT devices see <a href="http://www.xilinx.com/member/gtz/index.htm">www.xilinx.com/member/gtz/index.htm</a>. Updated the legend in Figure 3-141, Figure 3-144, Figure 3-145, Figure 3-148, Figure 3-209, Figure 3-212, Figure 3-213, Figure 3-216, Figure 3-217, and Figure 3-220. Updated the A and A2 dimensions in Figure 4-18: FF1156, FFG1156, and FFV1156 Flip-Chip BGA Package Specification for Artix-7 FPGAs, page 277. Added Note 1 and updated the data in Table 5-1. Updated the Pb-Free Reflow Soldering in Chapter 5 discussion. Removed the engineering sample notation from the top mark drawings in Figure 6-2, Figure 6-3, and Figure 6-4. Updated the L2E description in Table 6-1. Updated Appendix A.</td>
</tr>
<tr>
<td>Date</td>
<td>Version</td>
<td>Revision</td>
</tr>
<tr>
<td>-------------</td>
<td>---------</td>
<td>----------</td>
</tr>
</tbody>
</table>
| 02/14/2013  | 1.9     | Clarified pins in Figure 3-89.  
             |         | Updated Figure 4-18 and Figure 4-22 and added Figure 4-23 and Figure 4-24. Revised Figure 4-35 and Figure 4-40.  
             |         | In Table 5-1, updated data for Artix-7 FPGAs, XC7K160T FF/FFG/FFV676, Virtex-7 T FPGAs and XC7VX1140T.  
             |         | Updated Appendix B. |
| 10/15/2012  | 1.8     | Removed the following devices: XC7A350T, XC7V1500T, XC7VH290T.  
             |         | Added Figure 4-26 and updated drawing in Figure 4-27. Added Note 5 to Figure 4-40. Updated A2 dimension in Figure 4-44. Updated the aaa dimension in Figure 4-43 and Figure 4-45.  
             |         | Updated the JEDEC Moisture Sensitivity Level (MSL) for the Flip-Chip packages on page 325. |
| 07/20/2012  | 1.7     | In Table 1-12, updated the Other Pins section.  
             |         | Added the XC7VH290T, XC7VH580T, and XC7VH870T and associated HCG packages to all appropriate chapters, tables, and figures. Added the SBG484 package for the XC7A200T devices to all appropriate chapters, tables, and figures.  
             |         | Updated the XC7VX1140T-FLG1926 headings in Table 2-5, Figure 3-209 through Figure 3-212, and Figure 4-45.  
             |         | Updated GTP Quad numbers in Figure 1-9, Figure 3-74, and Figure 3-78. Also added numbers to Figure 3-77 and Figure 3-80. Updated the XC7V585T-FFG1761 figures: Figure 3-137 and Figure 3-140.  
             |         | Added new mechanical drawings for the Artix-7 FPGAs in Chapter 4 along with Figure 4-27, Figure 4-35, and Figure 4-36, and updated Figure 4-35.  
             |         | In Table 5-1, updated data throughout and added XC7VX1140T (FL1926) and XC7VH580T data.  
<pre><code>         |         | Added Figure 6-2: Artix-7 Device Package Marking. |
</code></pre>
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>05/24/2012</td>
<td>1.6</td>
<td>Removed the FFG1933 and FLG1933 packages throughout. Added the FLG1926 package where appropriate. Updated the Introduction in Chapter 1. Updated XC7K420T in Table 1-10. Added Note 7 to Table 1-12. Updated the description and figure in the XC7K420T Banks and XC7VX550T Banks sections. Updated Figure 3-86, Figure 3-90, Figure 3-94, and Figure 3-34. Added Figure 3-209 through Figure 3-212. Added Figure 4-14: FB676, FBG676, and FBV676 Flip-Chip Lidless BGA Package Specifications for Artix-7 FPGAs. Revised specifications and added capacitor location figures for: Figure 4-25: FB676, FBG676, and FBV676 Flip-Chip Lidless BGA Package Specifications for Kintex-7 FPGAs Figure 4-28: XC7K325T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations Figure 4-29: XC7K410T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations Figure 4-30: FB900, FBG900, and FBV900 Flip-Chip Lidless BGA Package Specifications for Kintex-7 FPGAs Figure 4-31: XC7K325T FB900, FBG900, and FBV900 Die Dimensions with Capacitor Locations Figure 4-32: XC7K410T FB900, FBG900, and FBV900 Die Dimensions with Capacitor Locations Figure 4-37: FF1156, FFG1156, and FFV1156 Flip-Chip BGA Package Specification for Kintex-7 FPGAs Figure 4-40: FF1157, FFG1157, FFV1157, FF1158, FFG1158, and FFV1158 Flip-Chip BGA Package Specification for Virtex-7 FPGAs Added Thermal Management Strategy, Heat Sink Removal Procedure, and updated Soldering Guidelines in Chapter 5. Updated Table A-1.</td>
</tr>
</tbody>
</table>
02/03/2012 1.5 Updated Table 1-3 and Table 1-5 and added Table 1-6. Updated Table 1-7 and Table 1-9 and added Table 1-10. Revised Note 2 in Table 1-12. Removed Figures 1-1 and 1-2 along with references to the XC7A8, XC7A15, XC7A30T, and XC7A50T. Added Figure 1-10 and Figure 1-3. Clarified Figure 1-14 though Figure 1-17, Figure 1-19, Figure 1-23, and Figure 1-26. Updated Table 2-4 and added Table 2-5.

Added devices to Table 3-2 and revised Table 3-3 (XC7K420T and XC7K480T). Updated Table 3-4 and added Table 3-5 and Table 3-5.

Revised specifications in:

- Figure 4-22: FB484, FBG484, and FBV484 (Kintex-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch).
- Figure 4-25: FB676, FBG676, and FBV676 (Kintex-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch).
- Figure 4-30: FB900, FBG900, and FBV900 (Kintex-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch) and combined with Figure 4-6.
- Figure 4-40: FF1157, FFG1157, FFV1157, FF1158, FFG1158, and FFV1158 (Virtex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch).

Added thermal resistance data to Table 5-1 and added the Soldering Guidelines section.

Added Appendix B.

10/17/2011 1.4 Revised the FBG484 and FBV484 Package section describing XC7K160T Banks.

Added the mechanical drawings: Figure 4-41 and Figure 4-45. Updated Figure 4-44 to include the FF(G)1928 package.

Added thermal resistance data to Table 5-1.

10/03/2011 1.3 Added Artix-7 device information including updating Table 1-1, adding Table 1-3, Table 1-8, Table 2-2, and Table 3-2.

Clarified the interposer in Figure-12 and Figure 1-19. Revised horizontal center for the XC7VX415T in Figure 1-21. Updated the DXP_0, DXN_0 description and notes in Table 1-12. Added devices to the Die Level Bank Numbering Overview section. Clarified the I/O banks summary section.

Added Artix-7 device diagrams in the CSG324 package. Added XC7V585T device diagrams Figure 3-133 through Figure 3-140.

Moved AD4P/N, AD12P/N, and AD5P/N pins from [IO_L2P_T0_35:IO_L4N_T0_35] to [IO_L1P_T0_35:IO_L3N_T0_35] in Figure 3-141, Figure 3-145, Figure 3-165, Figure 3-169, Figure 3-173, Figure 3-177, and Figure 3-181.

Fixed the labeling for EMCCCLK in Figure 3-125, Figure 3-133, Figure 3-141, Figure 3-145, Figure 3-165, Figure 3-169, Figure 3-173, Figure 3-177, and Figure 3-181.

Updated the mechanical drawings for Figure 4-41 and Figure 4-44.

Updated thermal resistance data in Table 5-1.

Updated Chapter 6, Package Marking.
<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>06/14/2011</td>
<td>1.2</td>
<td>Added Virtex-7 device information including updating Table 1-1, adding Table 1-3, Table 1-10, Table 2-4, and Table 3-4. In Table 1-12, updated Note 3, the Configuration Pins section, and the Analog to Digital Converter (XADC) Pins section. Updated Figure 3-99, Figure 3-100, Figure 3-103, Figure 3-104, Figure 3-107, Figure 3-108, Figure 3-111, Figure 3-112, Figure 3-115, Figure 3-116, Figure 3-119, and Figure 3-120. Added Figure 3-120 through Figure 3-184. Added Figure 4-37 the mechanical drawing for the Kintex-7 devices FFG1156 package. Also added some Virtex-7 device mechanical drawings in Figure 4-37 through Figure 4-44. Added thermal resistance data to Table 5-1.</td>
</tr>
<tr>
<td>04/06/2011</td>
<td>1.1</td>
<td>Removed the SBG324 package from the entire document. Added three Kintex®-7 devices: XC7K355T, XC7K420T, and XC7K480T. Updated disclaimer and copyright on page 342. Updated package size of FF1156 in Table 1-1. Updated DXP_0, DXN_0 in Table 1-12. The Table 2-3 single ASCII device files have been updated for both the XC7K70T and XC7K160T. All ASCII TXT files and the overall ZIP file have been updated on the web. Updated the XC7K70TFBG676 figures: Figure 3-101, Figure 3-102, Figure 3-103, and Figure 3-104. Added information to Chapter 4, Mechanical Drawings, Chapter 5, Thermal Specifications, and Chapter 6, Package Marking.</td>
</tr>
<tr>
<td>03/01/2011</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
</tbody>
</table>
## Table of Contents

### Chapter 1: Packaging Overview

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>About this Guide</td>
<td>16</td>
</tr>
<tr>
<td>Introduction</td>
<td>16</td>
</tr>
<tr>
<td>Device/Package Combinations and Maximum I/Os</td>
<td>17</td>
</tr>
<tr>
<td>Serial Transceiver Channels by Device/Package</td>
<td>19</td>
</tr>
<tr>
<td>User I/O Pins by Device/Package</td>
<td>22</td>
</tr>
<tr>
<td>Pin Definitions</td>
<td>27</td>
</tr>
<tr>
<td>Pin Compatibility between Packages</td>
<td>32</td>
</tr>
<tr>
<td>Migrating between Devices</td>
<td>32</td>
</tr>
<tr>
<td>Die Level Bank Numbering Overview</td>
<td>33</td>
</tr>
<tr>
<td>Banking and Clocking Summary</td>
<td>33</td>
</tr>
<tr>
<td>XC7S6, XA7S6, XC7S15, and XA7S15 Banks</td>
<td>35</td>
</tr>
<tr>
<td>FTGB196 Package</td>
<td>35</td>
</tr>
<tr>
<td>CPGA196 Package</td>
<td>35</td>
</tr>
<tr>
<td>CSGA225 Package</td>
<td>35</td>
</tr>
<tr>
<td>XC7S25 and XA7S25 Banks</td>
<td>36</td>
</tr>
<tr>
<td>FTGB196 Package</td>
<td>36</td>
</tr>
<tr>
<td>CSGA225 Package</td>
<td>36</td>
</tr>
<tr>
<td>CSGA324 Package</td>
<td>36</td>
</tr>
<tr>
<td>XC7S50 and XA7S50 Banks</td>
<td>37</td>
</tr>
<tr>
<td>FTGB196 Package</td>
<td>37</td>
</tr>
<tr>
<td>CSGA324 Package</td>
<td>37</td>
</tr>
<tr>
<td>FGG484 Package</td>
<td>37</td>
</tr>
<tr>
<td>XC7S75, XA7S75, XC7S100, and XA7S100 Banks</td>
<td>38</td>
</tr>
<tr>
<td>FGG484 Package</td>
<td>38</td>
</tr>
<tr>
<td>FGGA676 Package</td>
<td>38</td>
</tr>
<tr>
<td>XA7A12T and XA7A25T Banks</td>
<td>39</td>
</tr>
<tr>
<td>CPGA238 Package</td>
<td>39</td>
</tr>
<tr>
<td>CSGA325 Package</td>
<td>39</td>
</tr>
<tr>
<td>XC7A15T, XC7A35T, XA7A15T, and XA7A35T Banks</td>
<td>40</td>
</tr>
<tr>
<td>CPGA236 Package</td>
<td>40</td>
</tr>
<tr>
<td>FTG256 Package (XC7A15T and XC7A35T only)</td>
<td>40</td>
</tr>
<tr>
<td>CSGA324 Package</td>
<td>40</td>
</tr>
<tr>
<td>CSGA325 Package</td>
<td>40</td>
</tr>
<tr>
<td>FGG484 Package (XC7A15T and XC7A35T only)</td>
<td>40</td>
</tr>
<tr>
<td>XC7A50T, XA7A50T, and XQ7A50T Banks</td>
<td>41</td>
</tr>
<tr>
<td>CPGA236 Package</td>
<td>41</td>
</tr>
<tr>
<td>FTG256 Package (XC7A50T only)</td>
<td>41</td>
</tr>
<tr>
<td>CSGA324 Package</td>
<td>41</td>
</tr>
<tr>
<td>CSGA325 Package</td>
<td>41</td>
</tr>
<tr>
<td>FGG484 Package (XC7A50T and XQ7A50T only)</td>
<td>41</td>
</tr>
<tr>
<td>XC7A75T and XA7A75T Banks</td>
<td>42</td>
</tr>
<tr>
<td>FTG256 Package (XC7A75T only)</td>
<td>42</td>
</tr>
</tbody>
</table>
# Chapter 2: 7 Series FPGAs Package Files

- **About ASCII Package Files** .................................................. 66
- **Package Specifications Designations** .................................. 67
- **ASCII Pinout Files** ............................................................ 68

# Chapter 3: Device Diagrams

## Summary .............................................................................. 72

### Spartan-7 FPGAs Device Diagrams .................................... 73
- CPGA196 Package—XC7S6, XA7S6, XC7S15, and XA7S15 .......................... 74
- FTTB196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 ........................ 76
- FTTB196 Package—XC7S25, XC7S50, XA7S25, and XA7S50 ..................... 78
- CSGA225 Package—XC7S6, XC7S15, XA7S6, and XA7S15 ....................... 80
- CSGA225 Package—XC7S25 and XA7S25 ........................................... 82
- CSGA324 Package—XC7S25 and XA7S25 ........................................... 84
- CSGA324 Package—XC7S50 and XA7S50 ........................................... 86
- FFFGA484 Package—XC7S50 and XA7S50 ........................................... 88
- FFFGA484 Package—XC7S75, XC7S100, XA7S75, and XA7S100 ............... 90
- FFFGA676 Package—XC7S75, XC7S100, XA7S75, and XA7S100 ............... 93

### Artix-7 FPGAs Device Diagrams ....................................... 96
- CP236 and CPGA236 Packages—XC7A15T, XC7A35T, and XC7A50T  ......... 97
- CPGA236 Package (only)—XA7A15T, XA7A35T, and XA7A50T ................. 97
- CS324 and CSG324 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A100T,  
  CSG324 Packages (only)—XA7A15T, XA7A35T, XA7A50T, XA7A100T ................ 101
- CSG325 Package—XC7A12T and XA7A12T ........................................ 104
- CSG325 Package—XC7A25T and XA7A25T ........................................ 106
- CS325 and CSG325 Packages—XC7A15T, XA7A35T, and XA7A50T .......... 108
- CSG325 Packages (only)—XA7A15T, XA7A35T, and XA7A50T ................. 108
- FTT256 and FTTG256 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A100T .... 110
- FFG484 and FFGG484 Packages—XC7A15T, XC7A35T, and XC7A50T ......... 112
- FFG484 and FFGG484 Packages—XC7A75T and XC7A100T ..................... 115
- FFG484 Packages (only)—XA7A75T and XA7A100T ............................... 115
- FG676 and FFG676 Packages—XC7A75T and XC7A100T ....................... 118
- SB484, SBG484, SBV484, and RS484 Packages—XC7A200T ..................... 121
- FB484, FBG484, FBV484, and RB484 Packages—XC7A200T ..................... 124
- FB676, FBG676, FBV676, and RB676 Packages—XC7A200T ..................... 127
- FF1156, FFG1156, and FFV1156 Packages—XC7A200T ....................... 130

---

**Note:** The content above includes tables listing various package and device information for 7 Series FPGAs. The tables provide specific details about different packaging types and their respective devices, including package names, compatible FPGAs, and associated pages in the documentation. This information is crucial for designers working with Xilinx 7 Series FPGAs, as it helps in selecting the appropriate device and package configuration for specific applications.
Chapter 4: Mechanical Drawings

Summary ........................................................................................................... 257

Spartan-7 FPGAs ................................................................................................. 257
Artix-7 FPGAs ..................................................................................................... 257
Kintex-7 FPGAs .................................................................................................. 258
Virtex-7 FPGAs .................................................................................................. 259

CPGA196 (Spartan-7 FPGAs)
Wire-Bond Chip-Scale BGA (0.5 mm Pitch) .......................................................... 260

FTGB196 (Spartan-7 FPGAs)
Wire-Bond Chip-Scale BGA (1.0 mm Pitch) .......................................................... 261

CSGA225 (Spartan-7 FPGAs)
Wire-Bond Chip-Scale BGA (0.8 mm Pitch) .......................................................... 262

CSGA324 (Spartan-7 FPGAs)
Wire-Bond Chip-Scale BGA (0.8 mm Pitch) .......................................................... 263

FFGA484 (Spartan-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch) .................. 264

FFGA676 (Spartan-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch) .................. 265
CP236 and CPG236 (Artix-7 FPGAs)
  Wire-Bond Chip-Scale BGA (0.5 mm Pitch) ......................................................... 266
CPG238 (Artix-7 FPGAs: XC7A12T and XC7A25T)
  Wire-Bond Chip-Scale BGA (0.5 mm Pitch) ......................................................... 267
CS/CSG324 and CS/CSG325 (Artix-7 FPGAs)
  Wire-Bond Chip-Scale BGA (0.8 mm Pitch) ......................................................... 268
FT/FTG256 (Artix-7 FPGAs) Wire-Bond Fine-Pitch Thin BGA (1.0 mm Pitch) ................. 269
SB484, SBG484, and SBV484 (Artix-7 FPGAs)
  Flip-Chip Lidless BGA (0.8 mm Pitch) ................................................................. 270
FB484, FBG484, and FBV484 (Artix-7 FPGAs)
  Flip-Chip Lidless BGA (1.0 mm Pitch) ................................................................. 271
FB676, FBG676, and FBV676 (Artix-7 FPGAs)
  Flip-Chip Lidless BGA (1.0 mm Pitch) ................................................................. 273
FG484 and FGG484 (Artix-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch) ............ 275
FG676 and FGG676 (Artix-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch) ............ 276
FF1156, FFG1156, and FFV1156 (Artix-7 FPGAs)
  Flip-Chip BGA (1.0 mm Pitch) ............................................................................ 277
RB484 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA
  (1.0 mm Pitch) .................................................................................................. 278
RS484 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA
  (0.8 mm Pitch) .................................................................................................. 279
RB676 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA
  (1.0 mm Pitch) .................................................................................................. 280
FB484, FBG484, and FBV484 (Kintex-7 FPGAs)
  Flip-Chip Lidless BGA (1.0 mm Pitch) ................................................................. 281
FB676, FBG676, and FBV676 (Kintex-7 FPGAs)
  Flip-Chip Lidless BGA (1.0 mm Pitch) ................................................................. 284
FB900, FBG900, and FBV900 (Kintex-7 FPGAs)
  Flip-Chip Lidless BGA (1.0 mm Pitch) ................................................................. 289
FF676, FFG676, and FFV676 (Kintex-7 FPGAs)
  Flip-Chip BGA (1.0 mm Pitch) ............................................................................ 292
FF900 and FFG900 (XC7K325T and XC7K410T) Flip-Chip BGA (1.0 mm Pitch) with Stamped Lid. 293
FF900, FFG900, FFV900, FF901, FFG901, and FFV901
  (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch) ................................................ 294
FF1156 and FFG1156 (XC7K420T and XC7K480T) Flip-Chip BGA (1.0 mm Pitch) with Stamped Lid... 295
FF1156, FFG1156, and FFV1156 (Kintex-7 FPGAs)
  Flip-Chip BGA (1.0 mm Pitch) ............................................................................ 296
RF676 (Kintex-7 FPGAs) Flip-Chip BGA
  (1.0 mm Pitch) .................................................................................................. 297
RF900 (Kintex-7 FPGAs) Flip-Chip BGA
  (1.0 mm Pitch) .................................................................................................. 298
FF1157, FFG1157, FFV1157, FF1158, FFG1158, and FFV1158 (Virtex-7 FPGAs)
  Flip-Chip BGA (1.0 mm Pitch) ............................................................................ 299
Chapter 5: Thermal Specifications

Introduction .......................................................... 308
Thermal Resistance Data ........................................... 308
Support for Thermal Models ........................................ 314
Thermal Management Strategy ...................................... 315
  Cavity-Up Plastic BGA Packages ................................. 315
  Wire-Bond Packages ............................................. 315
  Flip-Chip Packages .............................................. 316
  System Level Heat Sink Solutions .............................. 317
Thermal Interface Material ......................................... 317
  Types of TIM ..................................................... 318
Guidelines for Thermal Interface Materials ....................... 318
  Thermal Conductivity of the Material ......................... 318
  Electrical Conductivity of the Material ...................... 319
  Spreading Characteristics of the Material ................... 319
  Long-Term Stability and Reliability of the Material ........ 319
  Ease of Application ............................................ 319
  Applied Pressure from Heat Sink to the Package via Thermal Interface Materials ................................. 319
Heat Sink Removal Procedure ..................................... 320
Soldering Guidelines ................................................ 321
  Sn/Pb Reflow Soldering .......................................... 322
  Pb-Free Reflow Soldering ........................................ 322
  Post Reflow/Cleaning/Washing .................................. 326
  Conformal Coating ............................................. 326

Chapter 6: Package Marking

Introduction .......................................................... 327

Chapter 7: Packing and Shipping

Introduction .......................................................... 331
Appendix A: Recommended PCB Design Rules for BGA Packages

BGA Packages ........................................................................................................ 333

Appendix B: Heat Sink Guidelines for Lidless Flip-Chip Packages

Heat Sink Attachments for Lidless Flip-chip BGA (FB/FBG/FBV and SB/SBG/SBV) ........ 335
Silicon and Decoupling Capacitors Height Consideration ........................................... 335
Types of Heat Sink Attachments ............................................................................... 336
Heat Sink Attachment ............................................................................................... 337
Component Pick-up Tool Consideration ................................................................. 337
Heat Sink Attachment Process Considerations ....................................................... 338

Appendix C: Additional Resources and Legal Notices

Xilinx Resources ........................................................................................................ 341
Solution Centers ....................................................................................................... 341
References ................................................................................................................ 341
Please Read: Important Legal Notices ................................................................. 342
Chapter 1

Packaging Overview

About this Guide

Xilinx® 7 series FPGAs include four FPGA families that are all designed for lowest power to enable a common design to scale across families for optimal power, performance, and cost. The Spartan®-7 family is the lowest density with the lowest cost entry point into the 7 series portfolio. The Artix®-7 family is optimized for highest performance-per-watt and bandwidth-per-watt for cost-sensitive, high-volume applications. The Kintex®-7 family is an innovative class of FPGAs optimized for the best price-performance. The Virtex®-7 family is optimized for highest system performance and capacity.

This 7 series packaging and pinout product specification, part of an overall set of documentation on the 7 series FPGAs, is available on the Xilinx website at www.xilinx.com/documentation.

Introduction

This section describes the pinouts for the 7 series FPGAs in various fine pitch and flip-chip 1.0 mm pitch BGA packages, 0.8 mm and 0.5 mm pitch chip-scale packages, and 0.5 mm pitch wire-bond lead frame packages.

Spartan-7, Artix-7, and Kintex-7 devices are offered in low-cost, space-saving packages that are optimally designed for the maximum number of user I/Os.

Virtex-7 T and Virtex-7 XT devices are offered exclusively in high performance flip-chip BGA packages that are optimally designed for improved signal integrity and jitter.

For pinout and packaging information on the Virtex-7 HT devices, see www.xilinx.com/member/gtz/index.htm.

Package inductance is minimized as a result of optimal placement and even distribution as well as an increased number of Power and GND pins.

The FFG, FLG, FHG, FBG, SBG, and RFG flip-chip packages are RoHS 6 of 6 compliant, with exemption 15 where there is lead in the C4 bumps that are used to complete a viable electrical connection between the semiconductor die and the package substrate. The FFV,
FBV, and SBV flip-chip packages marked with the Pb-free Character are RoHS 6 of 6 compliant (without the use of exemption 15). The CPG, CSG, FTG, and FGG non-flip chip packages are RoHS 6 of 6 compliant.

All of the 7 series devices supported in a particular package are pinout compatible. See Pin Compatibility between Packages, page 32. Pins that are available in a device but are not available in a smaller device with a compatible package are listed as No Connects.

Each device is split into I/O banks to allow for flexibility in the choice of I/O standards (see the 7 Series FPGAs SelectIO Resources User Guide (UG471). Table 1-12 provides definitions for all pin types.

7 series device’s flip-chip assembly materials are manufactured using ultra-low alpha (ULA) materials defined as <0.002 cph/cm² or materials that emit less than 0.002 alpha-particles per square centimeter per hour.

---

**Device/Packaging Combinations and Maximum I/Os**

Table 1-1 shows the maximum number of user I/Os possible in the 7 series FPGAs BGA packages.

<table>
<thead>
<tr>
<th>Packages</th>
<th>Description</th>
<th>Package Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPGA196</td>
<td>Wire-bond chip-scale</td>
<td>Package Type</td>
</tr>
<tr>
<td>FTB196/FTGB196</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>CP236/CPG236</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>CPG238</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>CSA225/CsgA225</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>CS324/CsG324</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>CSGA324</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>CS325/CsG325</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>FT256/FTG256</td>
<td>Wire-bond fine-pitch</td>
<td>BGA</td>
</tr>
<tr>
<td>FG484/FGG484</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>FGGA484</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>FG676/FGG676</td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td>FGGA676</td>
<td></td>
<td>BGA</td>
</tr>
</tbody>
</table>
### Table 1-1: 7 Series FPGAs Package Specifications (Cont’d)

<table>
<thead>
<tr>
<th>Packages</th>
<th>Description</th>
<th>Package Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Package Type</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BGA</td>
</tr>
</tbody>
</table>

**Notes:**
1. Leaded package options are available upon request for all packages listed in this table.
2. The maximum I/O numbers do not include pins in the configuration Bank 0 (Table 1-2) or the GT serial transceivers.
Table 1-2 lists the 21 dedicated I/O pins.

**Table 1-2: 7 Series FPGAs I/O Pins in the Dedicated Configuration Bank (Bank0)**

<table>
<thead>
<tr>
<th>DXP_0</th>
<th>VCCBATT_0</th>
<th>INIT_B_0</th>
<th>M0_0</th>
<th>TDO_0</th>
<th>TDI_0</th>
<th>GNDADC_0(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DXN_0</td>
<td>DONE_0</td>
<td>VN_0</td>
<td>M1_0</td>
<td>TCK_0</td>
<td>VREFN_0</td>
<td>VCCADC_0(1)</td>
</tr>
<tr>
<td>PROGRAM_B_0</td>
<td>CCLK_0</td>
<td>VP_0</td>
<td>M2_0</td>
<td>TMS_0</td>
<td>VREFP_0</td>
<td>CFGVS_0</td>
</tr>
</tbody>
</table>

**Notes:**
1. In SSI technology devices, GNDADC and VCCADC do not have an _0 in the pin name.

**Serial Transceiver Channels by Device/Package**

Spartan-7 FPGAs do not contain serial transceivers. Table 1-3 lists the quantity of GTP serial transceiver channels for the Artix-7 FPGAs.

**Table 1-3: Serial Transceiver Channels (GTPs) by Device/Package (Artix-7 FPGAs)**

<table>
<thead>
<tr>
<th>Device</th>
<th>CPG 236</th>
<th>CPG 238</th>
<th>CSG 324</th>
<th>CSG 325</th>
<th>FTG 256</th>
<th>SBG 484</th>
<th>FGG 484</th>
<th>FGG 676</th>
<th>FBG 484</th>
<th>FBG 676</th>
<th>FFG 1156</th>
<th>RS 484</th>
<th>RB 484</th>
<th>RB 676</th>
</tr>
</thead>
<tbody>
<tr>
<td>XA7A12T</td>
<td>–</td>
<td>2</td>
<td>–</td>
<td>2</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7A15T</td>
<td>2</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7A25T</td>
<td>–</td>
<td>2</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7A35T</td>
<td>2</td>
<td>–</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7A50T</td>
<td>2</td>
<td>–</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7A75T</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>–</td>
<td>0</td>
<td>–</td>
<td>4</td>
<td>8</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7A100T</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>–</td>
<td>0</td>
<td>–</td>
<td>4</td>
<td>8</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7A200T</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>4</td>
<td>8</td>
<td>16</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XA7A12T</td>
<td>–</td>
<td>2</td>
<td>–</td>
<td>2</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XA7A15T</td>
<td>2</td>
<td>–</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XA7A25T</td>
<td>–</td>
<td>2</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XA7A35T</td>
<td>2</td>
<td>–</td>
<td>0</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XA7A50T</td>
<td>2</td>
<td>–</td>
<td>0</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XA7A75T</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XA7A100T</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XQ7A50T</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XQ7A100T</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XQ7A200T</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>4</td>
<td>4</td>
<td>8</td>
</tr>
</tbody>
</table>
Table 1-4 lists the quantity of GTX serial transceiver channels for the Kintex-7 FPGAs.

Table 1-4: Serial Transceiver Channels (GTXs) by Device/Package (Kintex-7 FPGAs)

<table>
<thead>
<tr>
<th>Device</th>
<th>GTX Channels by Package</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FBG484 FBV484</td>
</tr>
<tr>
<td>XC7K70T</td>
<td>4</td>
</tr>
<tr>
<td>XC7K160T</td>
<td>4</td>
</tr>
<tr>
<td>XC7K325T</td>
<td>–</td>
</tr>
<tr>
<td>XC7K355T</td>
<td>–</td>
</tr>
<tr>
<td>XC7K410T</td>
<td>–</td>
</tr>
<tr>
<td>XC7K420T</td>
<td>–</td>
</tr>
<tr>
<td>XC7K480T</td>
<td>–</td>
</tr>
<tr>
<td>XQ7K325T</td>
<td>–</td>
</tr>
<tr>
<td>XQ7K410T</td>
<td>–</td>
</tr>
</tbody>
</table>

Table 1-5 lists the quantity of GTX serial transceiver channels for the Virtex-7 T FPGAs.

Table 1-5: Serial Transceiver Channels (GTX) by Device/Package (Virtex-7 T FPGAs)

<table>
<thead>
<tr>
<th>Device</th>
<th>FFG1157</th>
<th>FFG1761</th>
<th>FLG1925</th>
<th>FHG1761</th>
<th>RF1157</th>
<th>RF1761</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7V585T</td>
<td>20</td>
<td>36</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7V2000T</td>
<td>–</td>
<td>–</td>
<td>16</td>
<td>36</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XQ7V585T</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>20</td>
<td>36</td>
</tr>
</tbody>
</table>
Table 1-6 lists the quantity of GTX and GTH serial transceiver channels for the Virtex-7 XT FPGAs. In all devices, a serial transceiver channel is one set of MGTRXP, MGTRXN, MGTTXP, and MGTTXN pins.

**Table 1-6: Serial Transceiver Channels (GTX/GTH) by Device/Package (Virtex-7 XT FPGAs)**

<table>
<thead>
<tr>
<th>Device</th>
<th>FFG1157 RX1157</th>
<th>FFG1158 RX1158</th>
<th>FFG1761 RX1761</th>
<th>FFG1926</th>
<th>FFG1927 RX1927</th>
<th>FFG1928</th>
<th>FFG1930 RX1930</th>
<th>FLG1926</th>
<th>FLG1928</th>
<th>FLG1930</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>GTX</td>
<td>GTH</td>
<td>GTX</td>
<td>GTH</td>
<td>GTX</td>
<td>GTH</td>
<td>GTX</td>
<td>GTH</td>
<td>GTX</td>
<td>GTH</td>
</tr>
<tr>
<td>XC7VX330T</td>
<td>0</td>
<td>20</td>
<td>–</td>
<td>0</td>
<td>28</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7VX415T</td>
<td>0</td>
<td>20</td>
<td>0</td>
<td>48</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>48</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7VX485T</td>
<td>20</td>
<td>0</td>
<td>48</td>
<td>0</td>
<td>28</td>
<td>0</td>
<td>–</td>
<td>56</td>
<td>0</td>
<td>24</td>
</tr>
<tr>
<td>XC7VX550T</td>
<td>–</td>
<td>0</td>
<td>48</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>80</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XC7VX690T</td>
<td>0</td>
<td>20</td>
<td>0</td>
<td>48</td>
<td>0</td>
<td>36</td>
<td>0</td>
<td>64</td>
<td>0</td>
<td>80</td>
</tr>
<tr>
<td>XC7VX980T</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>64</td>
<td>–</td>
<td>0</td>
<td>72</td>
<td>0</td>
<td>24</td>
</tr>
<tr>
<td>XC7VX1140T</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>28</td>
<td>0</td>
<td>–</td>
<td>28</td>
<td>0</td>
<td>24</td>
</tr>
<tr>
<td>XQ7VX330T</td>
<td>0</td>
<td>20</td>
<td>–</td>
<td>0</td>
<td>28</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>XQ7VX485T</td>
<td>–</td>
<td>0</td>
<td>28</td>
<td>0</td>
<td>–</td>
<td>–</td>
<td>24</td>
<td>0</td>
<td>24</td>
<td>–</td>
</tr>
<tr>
<td>XQ7VX690T</td>
<td>0</td>
<td>20</td>
<td>0</td>
<td>48</td>
<td>0</td>
<td>36</td>
<td>–</td>
<td>0</td>
<td>24</td>
<td>–</td>
</tr>
<tr>
<td>XQ7VX980T</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0</td>
<td>48</td>
<td>0</td>
<td>36</td>
<td>0</td>
<td>24</td>
<td>–</td>
</tr>
</tbody>
</table>
User I/O Pins by Device/Package

**IMPORTANT:** Because of package inductance, each device/package supports a limited number of simultaneous switching outputs. Limitations for specific applications can be determined using the Vivado Design Suite report_ssn tool. See the Simultaneous Switching Outputs section of the 7 Series FPGAs SelectIO Resources User Guide (UG471) for more information.

Table 1-7 shows the number of available I/Os and the number of differential I/Os for each Spartan-7 device/package combination.

**Table 1-7:** Available I/O Pin/Device/Package Combinations for Spartan-7 FPGAs

<table>
<thead>
<tr>
<th>Spartan-7 Devices</th>
<th>User I/O Pins</th>
<th>Spartan-7 FPGA Packages: HR I/O Banks Only</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>CPGA196</td>
</tr>
<tr>
<td>XC7S6</td>
<td>User I/O</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>96</td>
</tr>
<tr>
<td>XC7S15</td>
<td>User I/O</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>96</td>
</tr>
<tr>
<td>XC7S25</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7S50</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7S75</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7S100</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
</tbody>
</table>
Table 1-8 shows the number of available I/Os and the number of differential I/Os for each Artix-7 device/package combination.

<table>
<thead>
<tr>
<th>Artix-7 Devices</th>
<th>User I/O Pins</th>
<th>Artix-7 FPGA Packages: HR I/O Banks Only</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CPG 236</td>
<td>CPG 238</td>
</tr>
<tr>
<td>XC7A12T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7A15T</td>
<td>User I/O</td>
<td>106</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>104</td>
</tr>
<tr>
<td>XC7A25T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7A35T</td>
<td>User I/O</td>
<td>106</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>104</td>
</tr>
<tr>
<td>XC7A50T</td>
<td>User I/O</td>
<td>106</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>104</td>
</tr>
<tr>
<td>XC7A75T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7A100T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7A200T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XA7A12T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XA7A15T</td>
<td>User I/O</td>
<td>106</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>104</td>
</tr>
<tr>
<td>XA7A25T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XA7A35T</td>
<td>User I/O</td>
<td>106</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>104</td>
</tr>
<tr>
<td>XA7A50T</td>
<td>User I/O</td>
<td>106</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>104</td>
</tr>
<tr>
<td>XA7A75T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XA7A100T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
</tbody>
</table>
Table 1-8: Available I/O Pin/Device/Package Combinations for Artix-7 FPGAs (Cont’d)

<table>
<thead>
<tr>
<th>Artix-7 Devices</th>
<th>User I/O Pins</th>
<th>Artix-7 FPGA Packages: HR I/O Banks Only</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>CPG 236</td>
</tr>
<tr>
<td>XQ7A50T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XQ7A100T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XQ7A200T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
</tbody>
</table>

Table 1-9 shows the number of available I/Os and the number of differential I/Os for each Kintex-7 device/package combination.

Table 1-9: Available I/O Pin/Device/Package Combinations for Kintex-7 FPGAs

<table>
<thead>
<tr>
<th>Kintex-7 Devices</th>
<th>User I/O Pins</th>
<th>Kintex-7 FPGA Packages: HR and HP I/O Banks</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>FBG484 FBV484</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HP</td>
</tr>
<tr>
<td>XC7K70T</td>
<td>User I/O</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>96</td>
</tr>
<tr>
<td>XC7K160T</td>
<td>User I/O</td>
<td>100</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>96</td>
</tr>
<tr>
<td>XC7K325T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7K355T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7K410T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7K420T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XC7K480T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XQ7K325T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XQ7K410T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
</tbody>
</table>
Table 1-10 and Table 1-11 show the number of available I/Os and the number of differential I/Os for each Virtex-7 device/package combination. When applicable, it also lists the number of user I/Os in the 3.3V-capable high-range (HR) banks and the number of 1.8V-capable high-performance (HP) banks.

**Table 1-10: Available I/O Pin/Device/Packaging Combinations for Virtex-7 T FPGAs**

<table>
<thead>
<tr>
<th>Virtex-7 T Devices</th>
<th>User I/O Pins</th>
<th>Virtex-7 T FPGA Packages: HR and HP I/O Banks</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>FFG1157</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HP</td>
</tr>
<tr>
<td>XC7V585T</td>
<td>User I/O</td>
<td>600</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>576</td>
</tr>
<tr>
<td>XC7V2000T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
<tr>
<td>XQ7V585T</td>
<td>User I/O</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td>Differential</td>
<td>–</td>
</tr>
</tbody>
</table>
## Table 1-11: Available I/O Pin/Device/Package Combinations for Virtex-7 XT FPGAs

<table>
<thead>
<tr>
<th>Virtex-7 XT Devices</th>
<th>User I/O Pins</th>
<th>Virtex-7 XT FPGA Packages: HR and HP I/O Banks</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FFG1157 RF1157</td>
<td>FFG1158 RF1158</td>
</tr>
<tr>
<td>XC7VX330T</td>
<td>User I/O 600 0</td>
<td>– 650 50</td>
</tr>
<tr>
<td></td>
<td>Differential 576 0</td>
<td>624 48</td>
</tr>
<tr>
<td>XC7VX415T</td>
<td>User I/O 600 0 350</td>
<td>0 – –</td>
</tr>
<tr>
<td></td>
<td>Differential 576 0</td>
<td>336 0</td>
</tr>
<tr>
<td>XC7VX485T</td>
<td>User I/O 600 0 350</td>
<td>700 0</td>
</tr>
<tr>
<td></td>
<td>Differential 576 0</td>
<td>336 0</td>
</tr>
<tr>
<td>XC7VX550T</td>
<td>User I/O – – 350</td>
<td>0 – –</td>
</tr>
<tr>
<td></td>
<td>Differential – 336 0</td>
<td>– –</td>
</tr>
<tr>
<td>XC7VX690T</td>
<td>User I/O 600 0 350</td>
<td>850 0</td>
</tr>
<tr>
<td></td>
<td>Differential 576 0</td>
<td>336 0</td>
</tr>
<tr>
<td>XC7VX980T</td>
<td>User I/O – – –</td>
<td>– 720 0</td>
</tr>
<tr>
<td></td>
<td>Differential – – –</td>
<td>690 0</td>
</tr>
<tr>
<td>XC7VX1140T</td>
<td>User I/O – – –</td>
<td>– – –</td>
</tr>
<tr>
<td></td>
<td>Differential – – –</td>
<td>– – –</td>
</tr>
<tr>
<td>XQ7VX330T</td>
<td>User I/O 600 0</td>
<td>– 650 50</td>
</tr>
<tr>
<td></td>
<td>Differential 576 0</td>
<td>– 624 48</td>
</tr>
<tr>
<td>XQ7VX485T</td>
<td>User I/O – – 700 0</td>
<td>– – –</td>
</tr>
<tr>
<td></td>
<td>Differential – – 672 0</td>
<td>– – –</td>
</tr>
<tr>
<td>XQ7VX690T</td>
<td>User I/O 600 0 350</td>
<td>850 0</td>
</tr>
<tr>
<td></td>
<td>Differential 576 0</td>
<td>336 0</td>
</tr>
<tr>
<td>XQ7VX980T</td>
<td>User I/O – – –</td>
<td>– 900 0</td>
</tr>
<tr>
<td></td>
<td>Differential – – –</td>
<td>864 0</td>
</tr>
</tbody>
</table>
Pin Definitions

Table 1-12 lists the pin definitions used in 7 series FPGAs packages.

Note: There are dedicated general purpose user I/O pins listed separately in Table 1-12. There are also multi-function pins where the pin names start with either IO_LXXY_ZZZ_# or IO_XX_ZZZ_#, where ZZZ represents one or more functions in addition to being general purpose user I/O. If not used for their special function, these pins can be user I/O.

IMPORTANT: For Tandem PROM configuration, the configuration PERSIST property is required. In this case, a dual-purpose I/O that is used for stage 1 and stage 2 configuration cannot be repurposed as user I/O after stage 2 configuration is complete.

Table 1-12: 7 Series FPGAs Pin Definitions

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>User I/O Pins</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IO_LXXY_#</td>
<td>Dedicated</td>
<td>Input/Output</td>
<td>Most user I/O pins are capable of differential signaling and can be implemented as pairs. The top and bottom I/O pins are always single ended. Each user I/O is labeled IO_LXXY_#, where:</td>
</tr>
<tr>
<td>IO_XX_#</td>
<td></td>
<td></td>
<td>° IO indicates a user I/O pin.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>° L indicates a differential pair, with XX a unique pair in the bank and Y = [P</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>° # indicates a bank number.</td>
</tr>
<tr>
<td>Configuration Pins</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CCLK_0</td>
<td>Dedicated(1)</td>
<td>Input/Output</td>
<td>Configuration clock. Output in Master mode or input in Slave mode.</td>
</tr>
<tr>
<td>DONE_0</td>
<td>Dedicated(1)</td>
<td>Bidirectional</td>
<td>DONE indicates successful completion of configuration (active High).</td>
</tr>
<tr>
<td>INIT_B_0</td>
<td>Dedicated(1)</td>
<td>Bidirectional</td>
<td>(open-drain) Indicates initialization of configuration memory (active Low).</td>
</tr>
<tr>
<td>M0_0, M1_0, or M2_0</td>
<td>Dedicated(1)</td>
<td>Input</td>
<td>Configuration mode selection.</td>
</tr>
<tr>
<td>PROGRAM_B_0</td>
<td>Dedicated(1)</td>
<td>Input</td>
<td>Asynchronous reset to configuration logic (active Low).</td>
</tr>
<tr>
<td>TCK_0</td>
<td>Dedicated(1)</td>
<td>Input</td>
<td>JTAG clock.</td>
</tr>
<tr>
<td>TDI_0</td>
<td>Dedicated(1)</td>
<td>Input</td>
<td>JTAG data input.</td>
</tr>
<tr>
<td>TDO_0</td>
<td>Dedicated(1)</td>
<td>Output</td>
<td>JTAG data output.</td>
</tr>
<tr>
<td>TMS_0</td>
<td>Dedicated(1)</td>
<td>Input</td>
<td>JTAG mode select.</td>
</tr>
</tbody>
</table>
Chapter 1: Packaging Overview

**Table 1-12: 7 Series FPGAs Pin Definitions (Cont’d)**

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CFGBVS_0</td>
<td>Dedicated(1)</td>
<td>Input</td>
<td>This pin selects the preconfiguration I/O standard type for the dedicated and multi-function configuration banks 0, 14, and 15. If the VCCO for banks 0, 14, or 15 is 2.5V or 3.3V, then this pin must be connected to VCCO_0. If the VCCO for banks 0, 14, and 15 are less than or equal to 1.8V, then this pin should be connected to GND.</td>
</tr>
<tr>
<td>D00 through D31</td>
<td>Multi-function</td>
<td>Bidirectional</td>
<td>Configuration data pins.</td>
</tr>
<tr>
<td>ADV_B</td>
<td>Multi-function</td>
<td>Output</td>
<td>BPI Flash address valid output (active Low).</td>
</tr>
<tr>
<td>A00 through A28</td>
<td>Multi-function</td>
<td>Output</td>
<td>Address A00–A28 BPI address output.</td>
</tr>
<tr>
<td>RS0 or RS1</td>
<td>Multi-function</td>
<td>Output</td>
<td>RS0 and RS1 revision select output.</td>
</tr>
<tr>
<td>FCS_B</td>
<td>Multi-function</td>
<td>Output</td>
<td>BPI and SPI flash chip select (active Low).</td>
</tr>
<tr>
<td>FWE_B</td>
<td>Multi-function</td>
<td>Output</td>
<td>BPI flash output enable (active Low).</td>
</tr>
<tr>
<td>MOSI</td>
<td>Multi-function</td>
<td>Output</td>
<td>SPI flash command output. Also known as the SPI bus master output, slave input signal.</td>
</tr>
<tr>
<td>FWE_B</td>
<td>Multi-function</td>
<td>Output</td>
<td>BPI flash write enable (active Low).</td>
</tr>
<tr>
<td>DOUT</td>
<td>Multi-function</td>
<td>Output</td>
<td>Data output for serial daisy-chain configuration.</td>
</tr>
<tr>
<td>CSO_B</td>
<td>Multi-function</td>
<td>Output</td>
<td>Chip-select output for parallel daisy-chain (active Low).</td>
</tr>
<tr>
<td>CSI_B</td>
<td>Multi-function</td>
<td>Input</td>
<td>SelectMAP chip-select input (active Low).</td>
</tr>
</tbody>
</table>
| PUDC_B     | Multi-function        | Input     | Pull-Up During Configuration (bar)  
PUDC_B input enables internal pull-up resistors on the SelectIO pins after power-up and during configuration (active Low).  
• When PUDC_B is Low, internal pull-up resistors are enabled on each SelectIO pin.  
• When PUDC_B is High, internal pull-up resistors are disabled on each SelectIO pin.  
PUDC_B must be tied either directly (or through a 1KΩ or less resistor) to VCCO_14 or GND.  
Do not allow this pin to float before and during configuration. |
| RDWR_B     | Multi-function        | Input     | SelectMAP data bus direction control signal for reading (active High) or writing (active Low) configuration data. |
| EMCCLK     | Multi-function        | Input     | External master configuration clock.                                         |
### Power/Ground Pins

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GND</td>
<td>Dedicated</td>
<td>N/A</td>
<td>Ground.</td>
</tr>
<tr>
<td>VCCAUx</td>
<td>Dedicated</td>
<td>N/A</td>
<td>1.8V power-supply pins for auxiliary circuits.</td>
</tr>
<tr>
<td>VCCAUx_IO_G#</td>
<td>Dedicated</td>
<td>N/A</td>
<td>1.8V/2.0V power-supply pins for auxiliary I/O circuits.</td>
</tr>
<tr>
<td>VCCINT</td>
<td>Dedicated</td>
<td>N/A</td>
<td>0.9V/1.0V power-supply pins for the internal core logic.</td>
</tr>
<tr>
<td>VCCO_#</td>
<td>Dedicated</td>
<td>N/A</td>
<td>Power-supply pins for the output drivers (per bank).</td>
</tr>
<tr>
<td>VCCBRAM</td>
<td>Dedicated</td>
<td>N/A</td>
<td>1.0V power-supply pins for the FPGA logic block RAM.</td>
</tr>
<tr>
<td>VCCBATT_0</td>
<td>Dedicated</td>
<td>N/A</td>
<td>Decryptor key memory backup supply; this pin should be tied to the appropriate VCC or GND when not used. Specific Spartan-7 devices (XC7S6 and XC7S15) do not support AES encryption. In these devices, connect VCCBATT_0 to VCCAUx or GND.</td>
</tr>
<tr>
<td>VREF</td>
<td>Multi-function</td>
<td>N/A</td>
<td>These are input threshold voltage pins. They become user I/Os when an external threshold voltage is not needed (per bank).</td>
</tr>
</tbody>
</table>

### Analog to Digital Converter (XADC) Pins

For more information, see the XADC Package Pins table in **UG480, 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide**.

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCCADC_0</td>
<td>Dedicated</td>
<td>N/A</td>
<td>XADC analog positive supply voltage. The XC7S6 and XC7S15 Spartan-7 devices do not support the XADC. In these devices, connect the VCCADC_0 pin to VCCAUx.</td>
</tr>
<tr>
<td>GNDADC_0</td>
<td>Dedicated</td>
<td>N/A</td>
<td>XADC analog ground reference. The XC7S6 and XC7S15 Spartan-7 devices do not support the XADC. In these devices, connect the GNDADC_0 pin to GND.</td>
</tr>
<tr>
<td>VP_0</td>
<td>Dedicated</td>
<td>Input</td>
<td>XADC dedicated differential analog input (positive side).</td>
</tr>
<tr>
<td>VN_0</td>
<td>Dedicated</td>
<td>Input</td>
<td>XADC dedicated differential analog input (negative side).</td>
</tr>
<tr>
<td>VREFP_0</td>
<td>Dedicated</td>
<td>N/A</td>
<td>1.25V reference input.</td>
</tr>
<tr>
<td>VREFN_0</td>
<td>Dedicated</td>
<td>N/A</td>
<td>1.25V reference GND reference.</td>
</tr>
<tr>
<td>AD0P through AD15P</td>
<td>Multi-function</td>
<td>Input</td>
<td>XADC (analog-to-digital converter) differential auxiliary analog inputs 0–15. Auxiliary channels 6, 7, 13, 14, and 15 are not supported on Kintex-7 devices.</td>
</tr>
</tbody>
</table>

### Multi-gigabit Serial Transceiver Pins (GTPE2, GTXE2, and GTHE2)

For more information on the GTPE2 pins see the Pin Description and Design Guidelines section in **UG482, 7 Series FPGAs GTP Transceivers User Guide**. For more information on the on the GTXE2 and GTHE2 pins see the Pin Description and Design Guidelines section in **UG476, 7 Series FPGAs GTX/GTH Transceivers User Guide**.

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MGTPRXP[0:3]</td>
<td>Dedicated</td>
<td>Input</td>
<td>Positive differential receive port GTP Quad.</td>
</tr>
<tr>
<td>MGTPRXN[0:3]</td>
<td>Dedicated</td>
<td>Input</td>
<td>Negative differential receive port GTP Quad.</td>
</tr>
</tbody>
</table>
### Table 1-12: 7 Series FPGAs Pin Definitions (Cont’d)

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MGTPXP[0:3]</td>
<td>Dedicated</td>
<td>Output</td>
<td>Positive differential transmit port GTP Quad.</td>
</tr>
<tr>
<td>MGTPXN[0:3]</td>
<td>Dedicated</td>
<td>Output</td>
<td>Negative differential transmit port GTP Quad.</td>
</tr>
<tr>
<td>MGTXRP[0:3]</td>
<td>Dedicated</td>
<td>Input</td>
<td>Positive differential receive port GTX Quad.</td>
</tr>
<tr>
<td>MGTXRXN[0:3]</td>
<td>Dedicated</td>
<td>Input</td>
<td>Negative differential receive port GTX Quad.</td>
</tr>
<tr>
<td>MGTXXP[0:3]</td>
<td>Dedicated</td>
<td>Output</td>
<td>Positive differential transmit port GTX Quad.</td>
</tr>
<tr>
<td>MGTXXN[0:3]</td>
<td>Dedicated</td>
<td>Output</td>
<td>Negative differential transmit port GTX Quad.</td>
</tr>
<tr>
<td>MGTHRXP[0:3]</td>
<td>Dedicated</td>
<td>Input</td>
<td>Positive differential receive port GTH Quad.</td>
</tr>
<tr>
<td>MGTHRXN[0:3]</td>
<td>Dedicated</td>
<td>Input</td>
<td>Negative differential receive port GTH Quad.</td>
</tr>
<tr>
<td>MGTHXP[0:3]</td>
<td>Dedicated</td>
<td>Output</td>
<td>Positive differential transmit port GTH Quad.</td>
</tr>
<tr>
<td>MGTHXN[0:3]</td>
<td>Dedicated</td>
<td>Output</td>
<td>Negative differential transmit port GTH Quad.</td>
</tr>
<tr>
<td>MGTAVCC_G#(7)</td>
<td>Dedicated</td>
<td>Input</td>
<td>1.0V analog power-supply pin for the receiver and transmitter internal circuits.</td>
</tr>
<tr>
<td>MGTAVTT_G#(7)</td>
<td>Dedicated</td>
<td>Input</td>
<td>1.2V analog power-supply pin for the transmit driver.</td>
</tr>
<tr>
<td>MGTVCCAUX_G#(7)</td>
<td>Dedicated</td>
<td>Input</td>
<td>1.8V auxiliary analog Quad PLL (QPLL) voltage supply for the transceivers.</td>
</tr>
<tr>
<td>MGTRFCLK0/1P</td>
<td>Dedicated</td>
<td>Input</td>
<td>Positive differential reference clock for the transceivers.</td>
</tr>
<tr>
<td>MGTRFCLK0/1N</td>
<td>Dedicated</td>
<td>Input</td>
<td>Negative differential reference clock for the transceivers.</td>
</tr>
<tr>
<td>MGTTTRCAL</td>
<td>Dedicated</td>
<td>N/A</td>
<td>Precision reference resistor pin for internal calibration termination. Not used for Artix-7 devices.</td>
</tr>
<tr>
<td>MGTRREF</td>
<td>Dedicated</td>
<td>Input</td>
<td>Precision reference resistor pin for internal calibration termination.</td>
</tr>
</tbody>
</table>

### Other Pins

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRCC</td>
<td>Multi-function</td>
<td>Input</td>
<td>These are the clock capable I/Os driving BUFRs, BUFIOs, BUFGs, and MMCMS/PLLs. In addition, these pins can drive the BUFRM for multi-region BUFIO and BUFR support. These pins become regular user I/Os when not needed as a clock. When connecting a single-ended clock to the differential CC pair of pins, it must be connected to the positive (P) side of the pair. The MRCC (multi-region) pins, when used as single region resource, can drive four BUFIOs and four BUFR in a single bank.</td>
</tr>
<tr>
<td>SRCC</td>
<td>Multi-function</td>
<td>Input</td>
<td>These are the clock capable I/Os driving BUFRs, BUFIOs, BUFGs, and MMCMS/PLLs. These pins become regular user I/Os when not needed for clocks. When connecting a single-ended clock to the differential CC pair of pins, it must be connected to the positive (P) side of the pair. The SRCC (single region) pins can drive four BUFIOs and four BUFRs in a single bank.</td>
</tr>
<tr>
<td>VRN(8)</td>
<td>Multi-function</td>
<td>N/A</td>
<td>This pin is for the DCI voltage reference resistor of N transistor (per bank, to be pulled High with reference resistor).</td>
</tr>
</tbody>
</table>
Table 1-12: 7 Series FPGAs Pin Definitions (Cont’d)

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Type</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VRP(8)</td>
<td>Multi-function</td>
<td>N/A</td>
<td>This pin is for the DCI voltage reference resistor of P transistor (per bank, to be pulled Low with reference resistor).</td>
</tr>
<tr>
<td>DXP_0, DXN_0</td>
<td>Dedicated</td>
<td>N/A</td>
<td>Temperature-sensing diode pins (Anode: DXP; Cathode: DXN). The thermal diode is accessed by using the DXP and DXN pins in bank 0. When not used, tie to GND. To use the thermal diode an appropriate external thermal monitoring IC must be added. Consult the external thermal monitoring IC data sheet for usage guidelines. The recommended temperature monitoring solution for 7 series FPGAs uses the temperature sensor in the XADC block.</td>
</tr>
<tr>
<td>T0, T1, T2, or T3</td>
<td>Multi-function</td>
<td>N/A</td>
<td>This pin belongs to the memory byte group 0-3.</td>
</tr>
<tr>
<td>T0_DQS, T1_DQS, T2_DQS, or T3_DQS</td>
<td>Multi-function</td>
<td>Bidirectional</td>
<td>The DDR DQS strobe pin that belongs to the memory byte group T0–T3.</td>
</tr>
</tbody>
</table>

Notes:
1. All dedicated pins (JTAG and configuration) are powered by VCCO.0.
2. For devices that do not include VCCAUX_IO_G# pins, auxiliary I/O circuits are powered by VCCAUX pins. As indicated in Chapter 2, 7 Series FPGAs Package Files, some packages include VCCAUX_IO_G# pins but also have auxiliary I/O circuits powered by VCCAUX pins. In this case, the VCCAUX_IO_G# pins exist for migration purposes only and will not connect to any internal circuitry. When planning to migrate to a device that utilizes VCCAUX_IO_G#, these pins must be connected to the desired voltage (1.8V/2.0V). Otherwise, they can be tied to VCCAUX or left unconnected.
3. VCCO pins in unbonded banks must be connected to the VCCO for that bank for package migration. Do NOT connect unbonded VCCO pins to different supplies. Without a package migration requirement, VCCO pins in unbonded banks can be tied to a common supply (VCCO or ground).
4. Refer to the data sheet for VCCBATT,0 specifications.
5. See UG480, 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide for the default connections required to support on-chip monitoring.
6. In SSI technology devices, GNDADC and VCCADC do not have an _0 in the pin name.
7. In packages with only one MGT power group, the MGTAVCC_G#, MGTAVTT_G#, and MGTVCXAVUX_G# pins are labeled without the _G#. These pins also appear without a number in the power and GND placement diagrams in Chapter 3, Device Diagrams.
8. The DCI guidelines in the 7 series FPGAs are different from previous Virtex device DCI guidelines. See the DCI sections in UG471, 7 Series FPGAs SelectIO Resources User Guide for more information on the VRN/VRP pins.
Chapter 1: Packaging Overview

Pin Compatibility between Packages

7 series FPGA devices are pin compatible only with other 7 series FPGA devices of the same family (Spartan-7, Artix-7, Kintex-7, and Virtex-7) in the same package. In addition, FB/FBG/ FBV, FF/FFG/FFV, FH/FHG, FL/FLG, RB, RF, and RS packages of the same pin-count designator are pin compatible. Also, in Artix-7 devices the FGG and FBG packages are pin compatible.

Note: Pin compatible packages can have substantially different decoupling capacitor recommendations.

Some FB/FBG and RB packages include $V_{C_{CAUX,IO}}$ pins that are not utilized by the I/O. These pins are placeholders to ensure pin compatibility with FF/FFG/FFV and RF packages. In the FF/FFG/FFV and RF packages, when the high-performance option is chosen for the HP I/O banks, the $V_{C_{CAUX,IO}}$ pins must be connected to a separate power supply from $V_{C_{CAUX}}$. Therefore, to allow for migration to the FF/FFG/FFV and RF packages, $V_{C_{CAUX,IO}}$ must be connected to the appropriate voltage/regulator.

Migrating between Devices

When migrating between devices using the same package, any differences between the devices must be taken into consideration. Examples include the following.

- Package pins that are routed from a specific bank in one device can be routed from a different bank in another device. Migration between the two devices can be affected when interfaces span multiple banks.
- Package pins routed to pins of a certain pin type in one device can be routed to a different pin type in another device. Migration differences can include clock-capable pins or differential signal capable pins in the first device with non-clock capable pins or single-ended pins in the second device.
- Package pins routed from a single bank on one device can be routed from multiple banks on another device. To prevent multiple voltage levels between the devices, the $V_{C_{CO}}$ voltage level of the multiple banks on the second device must be the same as the voltage level of the single bank on the first device.
- The auxiliary analog input pins $AD[15:00]$ for the XADC in some devices are not always routed to the same pins in other devices. Each device can have available a different number of auxiliary analog input pins. Prior to designing with XADCs, the compatibility between pins in each device should be thoroughly analyzed.
Die Level Bank Numbering Overview

Banking and Clocking Summary

- The center clocking backbone contains all vertical clock tracks and clock buffer connectivity.
- The CMT backbone contains all vertical CMT connectivity and is located in the CMT column.
- Not all banks are bonded out in every part/package combination.
- GTP/GTX/GTH columns summary
  - One GT Quad = Four transceivers = Four GTPE2 or GTXE2 or GTHE2 primitives.
  - Not all GT Quads are bonded out in every package.
- I/O banks summary
  - Each bank has four pairs of clock capable (CC) inputs for four differential or four single ended clock inputs.
    - Can connect to the CMT in the same region and the region above and below (with restrictions).
    - Two MRCC pairs can connect to the BUFRs and BUFIOs in the same region/banks and the regions/banks above and below.
    - Two SRCC pairs can only connect to the BUFRs and BUFIOs in the same region/bank.
    - There are no global clock pins (GC pins) in the 7 series FPGAs.
  - Each user I/O bank has 50 single-ended I/Os or 24 differential pairs (48 differential I/Os). The top and bottom I/O pin are always single ended. All 50 pads of a bank are not always bonded out to pins.
- Bank locations of dedicated and dual-purpose pins
  - In most devices, banks 14 and 15 always contain the dual-purpose configuration pins. Bank 15 and 35 contains the XADC auxiliary inputs; however, in Kintex-7 devices, the auxiliary inputs are only in bank 15. Bank 0 contains the dedicated configuration pins.
  - All dedicated configuration I/Os (bank 0) are 3.3V capable.
  - The multi-function configuration banks 14 and 15 are restricted during configuration. The SSI technology devices (XC7VX1140T and XC7V2000T) pins in banks 11, 12, 17, 18, 20, and 21 are restricted, similar to multi-function pins. Pins in these banks do not have configuration functions. Because there are architectural differences between these and other banks, special consideration must be taken. For more information, see the State of I/Os During and After Configuration and the...
Special DCI Requirements for Some Banks sections of UG471, 7 Series FPGAs SelectIO Resources User Guide.

- The physical XY locations for each IDELAYCTRL start at X0Y0 in the bottom left-most bank. The locations then increment by one starting with the lowest bank number in each column in the vertical Y direction and by one for each column in the horizontal X direction. IDELAYCTRLs are located in each of the HROWs.

This section visually describes the die level bank numbering.

- Spartan-7 devices on page 35 through page 38.
- Artix-7 devices on page 39 through page 44.
- Kintex-7 devices on page 45 through page 51.
- Virtex-7 T devices (XC7V585T and XC7V2000T) on page 52 through page 54.
- Virtex-7 XT devices (XC7VX330T, XC7VX415T, XC7VX485T, XC7VX550T, XC7VX690T, XC7VX980T, and XC7VX1140T) on page 55 through page 65.
**Chapter 1: Packaging Overview**

**XC7S6, XA7S6, XC7S15, and XA7S15 Banks**

Figure 1-1 shows the I/O and transceiver banks.

**FTGB196 Package**

All HR I/O banks are fully bonded out in this package.

**CPGA196 Package**

All HR I/O banks are fully bonded out in this package.

**CSGA225 Package**

All HR I/O banks are fully bonded out in this package.

![Figure 1-1: XC7S6, XA7S6, XC7S15, and XA7S15 Banks](image-url)
**XC7S25 and XA7S25 Banks**

*Figure 1-2* shows the I/O and transceiver banks.

**FTGB196 Package**

HR I/O bank 15 is not bonded out.

**CSGA225 Package**

All HR I/O banks are fully bonded out in this package.

**CSGA324 Package**

All HR I/O banks are fully bonded out in this package.

*Figure 1-2: XC7S25 and XA7S25 Banks*
**XC7S50 and XA7S50 Banks**

*Figure 1-3* shows the I/O and transceiver banks.

**FTGB196 Package**

HR I/O banks 15, 16, and 35 are not bonded out.

**CSGA324 Package**

HR I/O bank 16 is partially bonded out.

**FGGA484 Package**

All HR I/O banks are fully bonded out in this package.
**Chapter 1: Packaging Overview**

**XC7S75, XA7S75, XC7S100, and XA7S100 Banks**

*Figure 1-4* shows the I/O and transceiver banks.

**FGGA484 Package**

- HR I/O bank 13 is partially bonded out.
- HR I/O bank 33 is not bonded out.

**FGGA676 Package**

All HR I/O banks are fully bonded out in this package.
**XA7A12T and XC7A25T Banks**

Figure 1-5 shows the I/O and transceiver banks.

**CPG238 Package**

- HR I/O banks 15 and 34 are partially bonded out.
- The GTP Quad 215 is partially bonded out.

**CSG325 Package**

- All HR I/O banks are fully bonded out in this package.
- All GTP Quads are fully bonded out.
**XC7A15T, XC7A35T, XA7A15T, and XA7A35T Banks**

*Figure 1-6* shows the I/O and transceiver banks.

**CPG236 Package**

- HR I/O bank 15 is not bonded out.
- HR I/O banks 16, 34, and 35 are partially bonded out.
- The GTP Quad 216 is partially bonded out.

**FTG256 Package (XC7A15T and XC7A35T only)**

- HR I/O bank 16 is not bonded out.
- HR I/O bank 34 is partially bonded out.
- The GTP Quad 216 is not bonded out.

**CSG324 Package**

- HR I/O bank 16 is partially bonded out.
- The GTP Quad 216 is not bonded out.

**CSG325 Package**

- HR I/O banks 16 and 35 are not bonded out.
- All GTP Quads are fully bonded out in this package.

**FGG484 Package (XC7A15T and XC7A35T only)**

All HR I/O banks and the GTP Quads are fully bonded out in this package.

*Figure 1-6: XC7A15T, XC7A35T, XA7A15T, and XA7A35T Banks*
**XC7A50T, XA7A50T, and XQ7A50T Banks**

*Figure 1-7* shows the I/O and transceiver banks.

**CPG236 Package**

- HR I/O bank 15 is not bonded out.
- HR I/O banks 16, 34, and 35 are partially bonded out.

**FTG256 Package (XC7A50T only)**

- HR I/O bank 16 is not bonded out.
- HR I/O bank 34 is partially bonded out.
- The GTP Quad 216 is not bonded out.

**CSG324 Package**

- HR I/O bank 16 is partially bonded out.
- The GTP Quad 216 is not bonded out.

**CSG325 Package**

- HR I/O banks 16 and 35 are not bonded out.
- All GTP Quads are fully bonded out in this package.

**FGG484 Package (XC7A50T and XQ7A50T only)**

All HR I/O banks and the GTP Quads are fully bonded out in this package.

*Figure 1-7: XC7A50T, XA7A50T, and XQ7A50T Banks*
XC7A75T and XA7A75T Banks

Figure 1-8 shows the I/O and transceiver banks.

**FTG256 Package (XC7A75T only)**
- HR I/O banks 13 and 16 are not bonded out.
- HR I/O bank 34 is partially bonded out.
- The GTP Quads 213 and 216 are not bonded out.

**CSG324 Package**
- HR I/O bank 13 is not bonded out.
- HR I/O bank 16 is partially bonded out.
- The GTP Quads 213 and 216 are not bonded out.

**FGG484 Package**
- HR I/O bank 13 is partially bonded out.
- The GTP Quad 213 is not bonded out.

**FGG676 Package (XC7A75T only)**

All HR I/O banks and the GTP Quads are fully bonded out in this package.

*Figure 1-8: XC7A75T and XA7A75T Banks*
Chapter 1: Packaging Overview

XC7A100T, XQ7A100T, and XA7A100T Banks

Figure 1-9 shows the I/O and transceiver banks.

FTG256 Package (XC7A100T only)

- HR I/O banks 13 and 16 are not bonded out.
- HR I/O bank 34 is partially bonded out.
- The GTP Quads 213 and 216 are not bonded out.

CSG324 Package

- HR I/O bank 13 is not bonded out.
- HR I/O bank 16 is partially bonded out.
- The GTP Quads 213 and 216 are not bonded out.

FGG484 Package

- HR I/O bank 13 is partially bonded out.
- The GTP Quad 213 is not bonded out.

FGG676 Package (XC7A100T only)

All HR I/O banks and the GTP Quads are fully bonded out in this package.

Figure 1-9: XC7A100T, XQ7A100T, and XA7A100T Banks
**XC7A200T and XQ7A200T Banks**

Figure 1-10 shows the I/O and transceiver banks.

**SBG484, SBV484, and RS484 Packages**
- HR I/O bank 13 is partially bonded out.
- HR I/O banks 12, 32, 33, and 36 are not bonded out.
- The GTP Quads 113, 116, and 213 are not bonded out.

**FBG484, FBV484, and RB484 Packages**
- HR I/O bank 13 is partially bonded out.
- HR I/O banks 12, 32, 33, and 36 are not bonded out.
- The GTP Quads 113, 116, and 213 are not bonded out.

**FBG676, FBV676, and RB676 Packages**
- HR I/O banks 32 and 36 are not bonded out.
- The GTP Quads 113 and 116 are not bonded out.

**FFG1156 and FFV1156 Package (XC7A200T only)**

All HR I/O banks and the GTP Quads are fully bonded out in this package.
**XC7K70T Banks**

Figure 1-11 shows the I/O and transceiver banks for the XC7K70T.

**FBG484 and FBV484 Package**

- HR I/O bank 16 is partially bonded out.
- All HP I/O banks are fully bonded out.
- The GTX Quad 116 is not bonded out.

**FBG676 and FBV676 Package**

All HR and HP I/O banks and the GTX Quads are fully bonded out in this package.
**Chapter 1: Packaging Overview**

**XC7K160T Banks**

*Figure 1-12* shows the I/O and transceiver banks for the XC7K160T.

**FBG484 and FBV484 Package**

- HR I/O bank 12 is not bonded out and bank 16 is partially bonded out.
- HP I/O bank 32 is not bonded out.
- The GTX Quad 116 is not bonded out.

**FBG676, FBV676, FFG676, and FFV676 Packages**

All HR and HP I/O banks and the GTX Quads are fully bonded out in these packages.

*Figure 1-12: XC7K160T Banks*
**XC7K325T and XQ7K325T Banks**

Figure 1-13 shows the I/O and transceiver banks for the XC7K325T and XQ7K325T.

**FBG676, FBV676, FFG676, FFV676, and RF676 Packages**

- HR I/O banks 17 and 18 are not bonded out.
- All HP I/O banks are fully bonded out.
- GTX Quads 117 and 118 are not bonded out.

**FBG900, FBV900, FFG900, FFV900, and RF900 Packages**

All HR and HP I/O banks and the GTX Quads are fully bonded out in these packages.

*Figure 1-13: XC7K325T and XQ7K325T Banks*
**XC7K355T Banks**

Figure 1-14 shows the I/O and transceiver banks for the XC7K355T.

**FFG901 and FFV901 Package**

All HR I/O banks and the GTX Quads are fully bonded out in this package.
**XC7K410T and XQ7K410T Banks**

Figure 1-15 shows the I/O and transceiver banks for the XC7K410T and XQ7K410T.

**FBG676, FBV676, FFG676, FFV676, and RF676 Packages**

- HR I/O banks 17 and 18 are not bonded out.
- All HP I/O banks are fully bonded out.
- GTX Quads 117 and 118 are not bonded out.

**FBG900, FBV900, FFG900, FFV900, and RF900 Packages**

All HR and HP I/O banks and the GTX Quads are fully bonded out in these packages.
**XC7K420T Banks**

*Figure 1-16* shows the I/O and transceiver banks for the XC7K420T.

**FFG901 and FFV901 Package**

- HR I/O bank 18 is not fully bonded out.
- GTX Quad 118 is not bonded out.

**FFG1156 and FFV1156 Package**

All HR I/O banks and the GTX Quads are fully bonded out in this package.
**Chapter 1: Packaging Overview**

**XC7K480T Banks**

Figure 1-17 shows the I/O and transceiver banks for the XC7K480T.

**FFG901 and FFV901 Package**

- HR I/O bank 18 is not fully bonded out.
- GTX Quad 118 is not bonded out.

**FFG1156 and FFV1156 Package**

All HR I/O banks and the GTX Quads are fully bonded out in this package.
XC7V585T and XQ7V585T Banks

Figure 1-18 shows the I/O and transceiver banks for the XC7V585T and XQ7V585T.

**FFG1157 and RF1157 Packages**

- All HR I/O banks (11, 12, and 13) are not bonded out.
- HP I/O banks 31, 32, and 33 are not bonded out.
- GTX Quads 111, 112, 113, and 119 are not bonded out.

**FFG1761 and RF1761 Packages**

- HR I/O bank 11 is not bonded out.
- All HP I/O banks and the GTX Quads are fully bonded out in these packages.
**XC7V2000T Banks**

Figure 1-19 shows the I/O and transceiver banks for the XC7V2000T.

**FHG1761 Package**

- HP I/O banks 11, 20, 21, 22, 40, 41, and 42 are not bonded out.
- GTX Quads 120, 121, and 122 are not bonded out.

**FLG1925 Package**

- All HP I/O banks are fully bonded out in this package.
- GTX Quads 111, 116, 117, 118, 119, 120, 121, and 122 are not bonded out.
Chapter 1: Packaging Overview

Figure 1-19: XC7V2000T Banks
Chapter 1: Packaging Overview

XC7VX330T and XQ7VX330T Banks

Figure 1-20 shows the I/O and transceiver banks for the XC7VX330T and XQ7VX330T.

**FFG1157, FFV1157, and RF1157 Packages**

- HR I/O bank 13 is not bonded out.
- HP I/O bank 33 is not bonded out.
- GTH Quads 113 and 119 are not bonded out.

**FFG1761, FFV1761, and RF1761 Packages**

All HR and HP I/O banks and the GTH Quads are fully bonded out in these packages.

---

**Figure 1-20:** XC7VX330T and XQ7VX330T Banks
**XC7VX415T Banks**

*Figure 1-21* shows the I/O and transceiver banks for the XC7VX415T.

**FFG1157 and FFV1157 Package**

- All HP I/O banks are fully bonded out.
- GTH Quads 119, 214, 215, 216, 217, 218, and 219 are not bonded out.

**FFG1158 and FFV1158 Package**

- HP I/O banks 18, 19, 37, 38, and 39 are not bonded out.
- GTH Quads are fully bonded out in this package.

**FFG1927 and FFV1927 Package**

All HP I/O banks and the GTH Quads are fully bonded out in this package.

*Figure 1-21: XC7VX415T Banks*
**XC7VX485T and XQ7VX485T Banks**

Figure 1-22 shows the I/O and transceiver banks for the XC7VX485T and XQ7VX485T.

**FFG1157 Package**
- HP I/O banks 13 and 33 are not bonded out.
- GTX Quads 113, 119, 213, 214, 215, 216, 217, 218, and 219 are not bonded out.

**FFG1158 Packages**
- HP I/O banks 13, 18, 19, 33, 37, 38, and 39 are not bonded out.
- GTX Quads 113 and 213 are not bonded out.

**FFG1761 and RF1761 Packages**
- All HP I/O banks are fully bonded out in these packages.
- GTX Quads 213, 214, 215, 216, 217, 218, and 219 are not bonded out.

**FFG1927 Package**
- HP I/O banks 13 and 33 are not bonded out.
- All the GTX Quads are fully bonded out in this package.

**FFG1930 and RF1930 Packages**
- All HP I/O banks are fully bonded out in these packages.
- GTX Quads 119, 213, 214, 215, 216, 217, 218, and 219 are not bonded out.
Figure 1-22: XC7VX485T and XQ7VX485T Banks
**XC7VX550T Banks**

*Figure 1-23* shows the I/O and transceiver banks for the XC7VX550T.

**FFG1158 Package**

- HP I/O banks 10, 11, 12, 13, 18, 19, 30, 31, 32, 33, 37, 38, and 39 are not bonded out.
- GTH Quads 110, 111, 112, 113, 210, 211, 212, and 213 are not bonded out.

**FFG1927 Package**

- HP I/O banks 10, 11, 12, 13, 30, 31, 32, and 33 are not bonded out.
- All GTH Quads are fully bonded out in this package.
Chapter 1: Packaging Overview

XC7VX690T and XQ7VX690T Banks

Figure 1-24 shows the I/O and transceiver banks for the XC7VX690T and XQ7VX690T.

FFG1157 and RF1157 Packages

- HP I/O banks 10, 11, 12, 13, 30, 31, 32, and 33 are not bonded out.
- GTH Quads 110, 111, 112, 113, 119, 210, 211, 212, 213, 214, 215, 216, 217, 218, and 219 are not bonded out.

FFG1158 and RF1158 Packages

- HP I/O banks 10, 11, 12, 13, 18, 19, 30, 31, 32, 33, 37, 38, and 39 are not bonded out.
- GTH Quads 110, 111, 112, 113, 210, 211, 212, and 213 are not bonded out.

FFG1761 and RF1761 Packages

- HP I/O banks 10, 11, and 30 are not bonded out.
- GTH Quads 110, 210, 211, 212, 213, 214, 215, 216, 217, 218, and 219 are not bonded out.

FFG1926 Package

- HP I/O bank 17 is partially bonded out.
- HP I/O banks 18, 19, 37, 38, and 39 are not bonded out.
- GTH Quads 110, 119, 210, and 219 are not bonded out.

FFG1927 Package

- HP I/O banks 10, 11, 12, 13, 30, 31, 32, and 33 are not bonded out.
- All GTH Quads are fully bonded out in this package.

FFG1930 and RF1930 Packages

- All HP I/O banks are fully bonded out in these packages.
- GTH Quads 110, 111, 112, 119, 210, 211, 212, 213, 214, 215, 216, 217, 218, and 219 are not bonded out.
Figure 1-24: XC7VX690T and XQ7VX690T Banks
**XC7VX980T and XQ7VX980T Banks**

*Figure 1-25* shows the I/O and transceiver banks for the XC7VX980T and XQ7VX980T.

**FFG1926 Package**

- HP I/O bank 17 is partially bonded out.
- HP I/O banks 18, 37, and 38 are not bonded out.
- GTH Quads 110 and 210 are not bonded out.

**FFG1928 Package**

- HP I/O bank 16 is partially bonded out.
- HP I/O banks 10, 11, 12, 17, 18, 30, 31, and 32 are not bonded out.
- All GTH Quads are fully bonded out in this package.

**FFG1930 and RF1930 Packages**

- All HP I/O banks are fully bonded out in these packages.
- GTH Quads 110, 111, 112, 210, 211, 212, 213, 214, 215, 216, 217, and 218 are not bonded out.
Figure 1-25: XC7VX980T and XQ7VX980T Banks
**XC7VX1140T Banks**

*Figure 1-26* shows the I/O and transceiver banks for the XC7VX1140T.

**FLG1926 Package**

- HP I/O bank 17 is partially bonded out.
- HP I/O banks 18, 19, 20, 21, 37, 38, 39, 40, and 41 are not bonded out.
- GTH Quads 110, 119, 120, 121, 210, 219, 220, and 221 are not bonded out.

**FLG1928 Package**

- HP I/O bank 16 is partially bonded out.
- HP I/O banks 10, 11, 12, 17, 18, 19, 20, 21, 30, 31, 32, 39, 40, and 41 are not bonded out.
- All GTH Quads are fully bonded out in this package.

**FLG1930 Package**

- HP I/O banks 40 and 41 are not bonded out.
- GTH Quads 110, 111, 112, 119, 120, 121, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, and 221 are not bonded out.
Figure 1-26: XC7VX1140T Banks
7 Series FPGAs Package Files

About ASCII Package Files

The ASCII files for each package include a comma-separated-values (CSV) version and a text version optimized for a browser or text editor. Each of the files consists of the following:

- Device/Package name (*FPGA Family—Device—Package*), date and time of creation
- Eight columns containing data for each pin:
  - Pin—Pin location on the package.
  - Pin Name—The name of the assigned pin.
  - Memory Byte Group—Memory byte group between 0 and 3. For more information on the memory byte group, see the *7 Series F PGAs Memory Interface Solutions User Guide* (UG586).
  - Bank—Bank number.
  - $V_{C C A U X}$ Group—Number corresponding to the $V_{C C A U X \_ I O}$ power supply for the given pin. $V_{C C A U X}$ is shown for packages with only one $V_{C C A U X}$ group.
  - Super Logic Region—Number corresponding to the super logic region (SLR) in the devices implemented with stacked silicon interconnect (SSI) technology.
  - I/O Type—CONFIG, HR, HP, or GT (GTP, GTX, GTH) depending on the I/O type. For more information on the I/O type, see the *7 Series F PGAs SelectIO Resources User Guide* (UG471).
  - No-Connect—This list of devices is used for migration between devices that have the same package size and are not connected at that specific pin.
- Total number of pins in the package.
- The package file links for the ruggedized packages have the same pinouts are as the equivalent BGA packages.
  - RS pinouts use the SBG/SBV files (Artix®-7 devices)
  - RB pinouts use the FBG/FBV files (Artix-7 devices)
  - RF pinouts use the FFG/FFV files (Kintex®-7 and Virtex®-7 devices)
Package Specifications Designations

Package specifications are designated as evaluation only, engineering sample, or production. Each designation is defined as follows.

**Evaluation Only**

These package specifications are based on initial device specifications, package routability analysis and mechanical package construction. Package specifications with this designation are not stable and package pinouts are likely to change and these specifications should only be used for initial system level design feasibility.

**Engineering Sample**

These package specifications are based on a released package design and validated with ES engineering sample (ES) devices. Package specifications with this designation are considered stable, however some pinout and mechanical specifications might change prior to the production release of the particular device. Package pinouts with this designation are to be used for PCB and Vivado designs using ES devices.

**Production**

These package specifications are released coincident with production release of a particular device. Customers receive formal notification of any subsequent changes.

**IMPORTANT:** *When a package specification designation is not in the packages file, the device/package combination is already production released.*
ASCII Pinout Files

This chapter includes the pinout information tables for the following device/packages. For brevity, all the package selections are not listed in the link ZIP file names. For more information on available device and package choices, consult the device/package ordering information tables in the *7 Series FPGAs Overview* (DS180), or the *7 Series Product Selection Guide*. The XA devices are further outlined in the *XA Artix®-7 FPGAs Data Sheet Overview* (DS197) and *XA Spartan®-7 Automotive FPGA Data Sheet: Overview* (DS171). The XQ devices are outlined in the *Defense-Grade 7 Series FPGAs Overview* (DS185).

**Note:** All package files are ASCII files in TXT and CSV file format.

To download all available Spartan-7 FPGAs package/device/pinout files click here:

www.xilinx.com/support/package-pi nout-files/spartan-7-pkgs.html

<table>
<thead>
<tr>
<th>Device</th>
<th>CPGA196</th>
<th>CSGA225</th>
<th>CSGA324</th>
<th>FTGB196</th>
<th>FGGA484</th>
<th>FGGA676</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7S6</td>
<td>CPGA196</td>
<td>CSGA225</td>
<td></td>
<td>FTGB196</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7S6</td>
<td>Production</td>
<td>Production</td>
<td></td>
<td>Production</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7S15</td>
<td>CPGA196</td>
<td>CSGA225</td>
<td></td>
<td>FTGB196</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7S15</td>
<td>Production</td>
<td>Production</td>
<td></td>
<td>Production</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7S25</td>
<td>CSGA225</td>
<td>CSGA324</td>
<td>FTGB196</td>
<td></td>
<td>FGGA484</td>
<td></td>
</tr>
<tr>
<td>XA7S25</td>
<td>Production</td>
<td>Production</td>
<td>Production</td>
<td></td>
<td>Production</td>
<td></td>
</tr>
<tr>
<td>XC7S50</td>
<td>CSGA324</td>
<td>FTGB196</td>
<td></td>
<td>FGGA484</td>
<td></td>
<td>Production</td>
</tr>
<tr>
<td>XA7S50</td>
<td>Production</td>
<td>Production</td>
<td>Production</td>
<td>Production</td>
<td>Production</td>
<td></td>
</tr>
<tr>
<td>XC7S75</td>
<td></td>
<td></td>
<td></td>
<td>FGGA484</td>
<td>FGGA676</td>
<td></td>
</tr>
<tr>
<td>XA7S75</td>
<td></td>
<td></td>
<td></td>
<td>Production</td>
<td>Production</td>
<td></td>
</tr>
<tr>
<td>XC7S100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FGGA676</td>
</tr>
<tr>
<td>XA7S100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Production</td>
</tr>
</tbody>
</table>
To download all available Artix-7 FPGAs package/device/pinout files click here:

www.xilinx.com/support/package-pinout-files/artix-7-pkgs.html

**Table 2-2: Artix-7 FPGAs Package/Device Pinout Files**

<table>
<thead>
<tr>
<th>Device</th>
<th>CPG 236</th>
<th>CPG 238</th>
<th>CS CSG 324</th>
<th>CS CSG 325</th>
<th>FTG 256</th>
<th>SBG SBV 484</th>
<th>FG FGG 484</th>
<th>FGG 676</th>
<th>FBG FBV 484</th>
<th>FBG FBV 676</th>
<th>FFV FFV 1156</th>
<th>RB 484</th>
<th>RS 484</th>
<th>RB 676</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7A12T</td>
<td>CPG238</td>
<td></td>
<td>CSG325</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A15T</td>
<td>CPG236</td>
<td>CSG324</td>
<td>CSG325</td>
<td>FTG256</td>
<td></td>
<td></td>
<td>FG484</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A25T</td>
<td>CPG238</td>
<td></td>
<td>CSG325</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A35T</td>
<td>CPG236</td>
<td>CSG324</td>
<td>CSG325</td>
<td>FTG256</td>
<td></td>
<td></td>
<td>FG484</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A50T</td>
<td>CPG236</td>
<td>CSG324</td>
<td>CSG325</td>
<td>FTG256</td>
<td></td>
<td></td>
<td>FG484</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A75T</td>
<td>CSG324</td>
<td>FTG256</td>
<td>FG484</td>
<td>FG484</td>
<td></td>
<td></td>
<td>FG676</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A100T</td>
<td>CSG324</td>
<td>FTG256</td>
<td>FG484</td>
<td>FG484</td>
<td></td>
<td></td>
<td>FG676</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A200T</td>
<td></td>
<td></td>
<td>SBG484</td>
<td>FBG484</td>
<td>FBG676</td>
<td>FGG1156</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A12T</td>
<td>CPG238</td>
<td></td>
<td>CSG325</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A15T</td>
<td>CPG236</td>
<td>CSG324</td>
<td>CSG325</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A25T</td>
<td>CPG238</td>
<td></td>
<td>CSG325</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A35T</td>
<td>CPG236</td>
<td>CSG324</td>
<td>CSG325</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A50T</td>
<td>CPG236</td>
<td>CSG324</td>
<td>CSG325</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A75T</td>
<td>CSG324</td>
<td></td>
<td></td>
<td>FG484</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A100T</td>
<td>CSG324</td>
<td></td>
<td></td>
<td>FG484</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XQ7A50T</td>
<td></td>
<td>CS325</td>
<td></td>
<td>FG484</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XQ7A100T</td>
<td>CS324</td>
<td></td>
<td></td>
<td>FG484</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XQ7A200T</td>
<td></td>
<td></td>
<td>RB484</td>
<td>RS484</td>
<td>RB676</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Chapter 2: 7 Series FPGAs Package Files

To download all available Kintex-7 FPGAs package/device/pinout files click here:
www.xilinx.com/support/package-pinout-files/kintex-7-pkgs.html

**Note:** Only the available files listed in Table 2-3 are linked and consolidated in the above ZIP file.

*Table 2-3: Kintex-7 FPGAs Package/Device Pinout Files*

<table>
<thead>
<tr>
<th>Device</th>
<th>FB484 FBG484 FBV484</th>
<th>FB676 FBG676 FBV676</th>
<th>FB900 FBG900 FBV900</th>
<th>FF676 FFG676 FFV676</th>
<th>FF900 FFG900 FFV900</th>
<th>FF901 FFG901 FFV901</th>
<th>FF1156 FFG1156 FFV1156</th>
<th>RF676</th>
<th>RF900</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7K70T</td>
<td>FBG484</td>
<td>FBG676</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K160T</td>
<td>FBG484</td>
<td>FBG676</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K325T</td>
<td>FBG676</td>
<td>FBG900</td>
<td>FFG676</td>
<td>FFG900</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K355T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FF901</td>
<td>FFG901</td>
</tr>
<tr>
<td>XC7K410T</td>
<td>FBG676</td>
<td>FBG900</td>
<td>FFG676</td>
<td>FFG900</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K420T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FFG901</td>
<td>FFG1156</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K480T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FFG901</td>
<td>FFG1156</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XQ7K325T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RF676</td>
<td>RF900</td>
<td></td>
</tr>
<tr>
<td>XQ7K410T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RF676</td>
<td>RF900</td>
<td></td>
</tr>
</tbody>
</table>
To download all available Virtex-7 FPGAs package/device/pinout files click here:

www.xilinx.com/support/package-pinout-files/virtex-7-pkgs.html

**Note:** Only the available files listed in Table 2-4 and Table 2-5 are linked and consolidated in the above ZIP file.

**Table 2-4:** Virtex-7 T FPGAs Package/Device Pinout Files

<table>
<thead>
<tr>
<th>Device</th>
<th>FF1157/FFG1157</th>
<th>FF1761/FFG1761</th>
<th>FL1925/FLG1925</th>
<th>FH1761/FHG1761</th>
<th>RF1157</th>
<th>RF1761</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7V585T</td>
<td>FFG1157</td>
<td>FFG1761</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7V2000T</td>
<td></td>
<td></td>
<td>FLG1925</td>
<td>FFG1761</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XQ7V585T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RF1157</td>
<td>RF1761</td>
</tr>
</tbody>
</table>

**Table 2-5:** Virtex-7 XT FPGAs Package/Device Pinout Files

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7VX330T</td>
<td>FFG1157</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX415T</td>
<td>FFG1157</td>
<td>FFG1158</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX485T</td>
<td>FFG1157</td>
<td>FFG1158</td>
<td>FFG1761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX550T</td>
<td></td>
<td></td>
<td>FFG1927</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX690T</td>
<td>FFG1157</td>
<td>FFG1158</td>
<td>FFG1761</td>
<td>FFG1926</td>
<td>FFG1927</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX980T</td>
<td></td>
<td></td>
<td></td>
<td>FFG1926</td>
<td>FFG1928</td>
<td>FFG1930</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX1140T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>FLG1926</td>
<td>FLG1928</td>
<td>FLG1930</td>
<td></td>
</tr>
<tr>
<td>XQ7VX330T</td>
<td>RF1157</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XQ7VX485T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RF1930</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XQ7VX690T</td>
<td>RF1157</td>
<td>RF1158</td>
<td>RF1761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RF1930</td>
<td></td>
</tr>
<tr>
<td>XQ7VX980T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>RF1930</td>
</tr>
</tbody>
</table>
Chapter 3

Device Diagrams

Summary

This chapter provides pinout, high-performance and high-range I/O bank, memory groupings, and power and ground placement diagrams for each 7 series (Artix®-7, Kintex®-7, Spartan®-7, and Virtex®-7) FPGA package/device combination.

- Spartan-7 FPGAs Device Diagrams, page 73
- Artix-7 FPGAs Device Diagrams, page 96
- Kintex-7 FPGAs Device Diagrams, page 134
- Virtex-7 FPGAs Device Diagrams, page 168

The figures provide a top-view perspective.

The symbols for the multi-function I/O pins are represented by only one of the available pin functions; with precedence (by functionality) in this order:

- ADV_B, FCS_B, FOE_B, MOSI, FWE_B, DOUT_CSO_B, CSI_B, PUDC_B, or RDWR_B
- RS0–RS1
- AD0P, AD0N–AD15P, AD15N
- EMCLK
- VRN, VRP, or VREF
- D00–D31
- A00–A28
- DQS, MRCC, or SRCC

For example, a pin description such as IO_L8P_SRCC_12 is represented with a SRCC symbol, a pin description such as IO_L19N_T3_A09_D25_VREF_14 is represented with a VREF symbol, and a pin description such as IO_L21N_T3_DQS_A06_D22_14 is represented with a D0–D31 symbol.

Note: For brevity, the prefixes for Xilinx commercial (XC) devices are used when the defense-grade (XQ) or the automotive (XA) could also be available.
## Spartan-7 FPGAs Device Diagrams

### Table 3-1: Spartan-7 FPGAs Device Diagrams Cross-Reference

<table>
<thead>
<tr>
<th>Device</th>
<th>CPGA196</th>
<th>CSGA225</th>
<th>CSGA324</th>
<th>FTGB196</th>
<th>FGGA484</th>
<th>FGGA676</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7S6</td>
<td>page 74</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7S6</td>
<td></td>
<td>page 80</td>
<td></td>
<td></td>
<td>page 76</td>
<td></td>
</tr>
<tr>
<td>XC7S15</td>
<td>page 74</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7S15</td>
<td></td>
<td>page 80</td>
<td></td>
<td></td>
<td>page 76</td>
<td></td>
</tr>
<tr>
<td>XC7S25</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7S25</td>
<td></td>
<td>page 82</td>
<td></td>
<td></td>
<td>page 78</td>
<td></td>
</tr>
<tr>
<td>XC7S50</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7S50</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>page 86</td>
<td>page 88</td>
</tr>
<tr>
<td>XC7S75</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7S75</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7S100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7S100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>


Chapter 3: Device Diagrams

CPGA196 Package—XC7S6, XA7S6, XC7S15, and XA7S15

Figure 3-1: CPGA196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Pinout Diagram

Figure 3-2: CPGA196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 I/O Banks
**Chapter 3: Device Diagrams**

**Figure 3-3:** CPGA196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Memory Groupings

**Figure 3-4:** CPGA196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Power and GND Placement
Figure 3-5: FTGB196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Pinout Diagram

Figure 3-6: FTGB196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 I/O Banks
Figure 3-7: FTGB196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Memory Groupings

Figure 3-8: FTGB196 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Power and GND Placement
FTGB196 Package—XC7S25, XC7S50, XA7S25, and XA7S50

Figure 3-9: FTGB196 Package—XC7S25, XC7S50, XA7S25, and XA7S50 Pinout Diagram

Figure 3-10: FTGB196 Package—XC7S25, XC7S50, XA7S25, and XA7S50 I/O Banks
**Figure 3-11:**  FTGB196 Package—XC7S25, XC7S50, XA7S25, and XA7S50 Memory Groupings

**Figure 3-12:**  FTGB196 Package—XC7S25, XC7S50, XA7S25, and XA7S50 Power and GND Placement
Chapter 3: Device Diagrams

CSGA225 Package—XC7S6, XC7S15, XA7S6, and XA7S15

Figure 3-13: CSGA225 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Pinout Diagram

Figure 3-14: CSGA225 Package—XC7S6, XC7S15, XA7S6, and XA7S15 I/O Banks
Figure 3-15: **CSGA225 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Memory Groupings**

Figure 3-16: **CSGA225 Package—XC7S6, XC7S15, XA7S6, and XA7S15 Power and GND Placement**
CSGA225 Package—XC7S25 and XA7S25

**Figure 3-17:** CSGA225 Package—XC7S25 and XA7S25 Pinout Diagram

**Figure 3-18:** CSGA225 Package—XC7S25 and XA7S25 I/O Banks
Chapter 3: Device Diagrams

Figure 3-19: CSGA225 Package—XC7S25 and XA7S25 Memory Groupings

Figure 3-20: CSGA225 Package—XC7S25 and XA7S25 Power and GND Placement
Chapter 3: Device Diagrams

CSGA324 Package—XC7S25 and XA7S25

Figure 3-21: CSGA324 Package—XC7S25 and XA7S25 Pinout Diagram

Figure 3-22: CSGA324 Package—XC7S25 and XA7S25 I/O Banks
Chapter 3: Device Diagrams

Figure 3-23: **CSGA324 Package—XC7S25 and XA7S25 Memory Groupings**

Figure 3-24: **CSGA324 Package—XC7S25 and XA7S25 Power and GND Placement**
CSGA324 Package—XC7S50 and XA7S50

**User I/O Pins**

- IO_LXXY_#
- IO_XX_#

**Multi-Function Pins**

- ADV_B
- FCS_B
- FDE_B
- MIO
- PWE_B
- DDOUT_CSO_B
- CSB
- PUDC_B
- RSWR_B
- RS0-RS1
- ADVF/ADIN-AD15FAD15N
- ENCLK

**Dedicated Pins**

- CCLK_0
- CFGBVS_0
- DONE_0
- DXP_0
- DXN_0
- GNDADC_0
- INIT_B_0
- M0_0
- M1_0
- M2_0
- PROGRAM_B_0
- TCK_0
- TDI_0
- TDO_0
- VCCADC_0

**Other Pins**

- GND
- VCCAUX_IO_G#
- VCCAUX
- VCCINT
- VCCO_
- VCCBRAM

**Figure 3-25:** CSGA324 Package—XC7S50 and XA7S50 Pinout Diagram

**Figure 3-26:** CSGA324 Package—XC7S50 and XA7S50 I/O Banks
Figure 3-27: CSGA324 Package—XC7S50 and XA7S50 Memory Groupings

Figure 3-28: CSGA324 Package—XC7S50 and XA7S50 Power and GND Placement
FGGA484 Package—XC7S50 and XA7S50

Figure 3-29: FGGA484 Package—XC7S50 and XA7S50 Pinout Diagram

Figure 3-30: FGGA484 Package—XC7S50 and XA7S50 I/O Banks
Chapter 3: Device Diagrams

Figure 3-31: FGGA484 Package—XC7S50 and XA7S50 Memory Groupings

Figure 3-32: FGGA484 Package—XC7S50 and XA7S50 Power and GND Placement
Figure 3-33: FGGA484 Package—XC7S75, XC7S100, XA7S75, and XA7S100 Pinout Diagram
Figure 3-34: FGGA484 Package—XC7S75, XC7S100, XA7S75, and XA7S100 I/O Banks

Figure 3-35: FGGA484 Package—XC7S75, XC7S100, XA7S75, and XA7S100 Memory Groupings
Chapter 3: Device Diagrams

Figure 3-36: FGGA484 Package—XC7S75, XC7S100, XA7S75, and XA7S100 Power and GND Placement
FGGA676 Package—XC7S75, XC7S100, XA7S75, and XA7S100

Figure 3-37: FGGA676 Package—XC7S75, XC7S100, XA7S75, and XA7S100 Pinout Diagram
Figure 3-38: FGGA676 Package—XC7S75, XC7S100, XA7S75, and XA7S100 I/O Banks

Figure 3-39: FGGA676 Package—XC7S75, XC7S100, XA7S75, and XA7S100 Memory Groupings
Figure 3-40: FGGA676 Package—XC7S75, XC7S100, XA7S75, and XA7S100 Power and GND Placement
## Artix-7 FPGAs Device Diagrams

### Table 3-2: Artix-7 FPGAs Device Diagrams Cross-Reference

<table>
<thead>
<tr>
<th>Device</th>
<th>CP236 CPG236</th>
<th>CPG238</th>
<th>CS324 CSG324</th>
<th>CS325 CSG325</th>
<th>FT256 FTG256</th>
<th>SB484 SBG484 SBV484 RS484</th>
<th>FG484 FGG484</th>
<th>FG676 FGG676</th>
<th>FB484 FBG484 RB484</th>
<th>FB676 FBG676 RB676</th>
<th>FF1156 FGG1156</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7A12T</td>
<td>page 99</td>
<td>page 104</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A15T</td>
<td>page 97</td>
<td>page 108</td>
<td>page 110</td>
<td></td>
<td>page 112</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A25T</td>
<td>page 99</td>
<td>page 106</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A35T</td>
<td>page 97</td>
<td>page 108</td>
<td>page 110</td>
<td></td>
<td>page 112</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A50T</td>
<td>page 97</td>
<td>page 108</td>
<td>page 110</td>
<td></td>
<td>page 112</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A75T</td>
<td>page 101</td>
<td>page 110</td>
<td>page 115</td>
<td>page 118</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A100T</td>
<td>page 101</td>
<td>page 110</td>
<td>page 115</td>
<td>page 118</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7A200T</td>
<td>page 121</td>
<td>page 124</td>
<td>page 127</td>
<td>page 130</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A12T</td>
<td>page 99</td>
<td>page 104</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A15T</td>
<td>page 97</td>
<td>page 108</td>
<td></td>
<td></td>
<td>page 112</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A25T</td>
<td>page 99</td>
<td>page 106</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A35T</td>
<td>page 97</td>
<td>page 108</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A50T</td>
<td>page 97</td>
<td>page 108</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A75T</td>
<td>page 101</td>
<td></td>
<td></td>
<td></td>
<td>page 115</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XA7A100T</td>
<td>page 101</td>
<td></td>
<td></td>
<td></td>
<td>page 115</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
1. FGG676, FBG676 and FGG484, FBG484 packages are pin compatible.
**CP236 and CPG236 Packages—XC7A15T, XC7A35T, and XC7A50T**

**CPG236 Package (only)—XA7A15T, XA7A35T, and XA7A50T**

---

**Figure 3-41:** CP236 and CPG236 Packages—XC7A15T, XC7A35T, and XC7A50T

**Figure 3-42:** CP236 and CPG236 Packages—XC7A15T, XC7A35T, and XC7A50T I/O Banks

---

**Chapter 3: Device Diagrams**
Chapter 3: Device Diagrams

Figure 3-43: CP236 and CPG236 Packages—XC7A15T, XC7A35T, and XC7A50T
CPG236 Packages (only)—XA7A15T, XA7A35T, and XA7A50T Memory Groupings

Figure 3-44: CP236 and CPG236 Packages—XC7A15T, XC7A35T, and XC7A50T
CPG236 Packages (only)—XA7A15T, XA7A35T, and XA7A50T Power and GND Placement
### Figure 3-45: CPG238 Package—XC7A12T, XC7A25T, XA7A12T, and XA7A25T Pinout Diagram

#### User I/O Pins

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IO_LXXV_#</td>
<td>User I/O Pins</td>
</tr>
<tr>
<td>IO_XX_#</td>
<td>User I/O Pins</td>
</tr>
</tbody>
</table>

#### Multi-Function Pins

- ADV_B
- FCS_B
- FFE_B
- MDSI
- FWE_B
- DOUT_CSO_B
- CSL_B
- PUDC_B
- RDRWR_B
- RISI-RIS1
- ASIOAP2DN-A015P601N
- EMCCUX

#### Dedicated Pins

- CCLK_0
- CFGBVS_0
- DONE_0
- DXP_0
- DXN_0
- GNDADC_0
- INIT_B_0
- M0_0
- M1_0
- M2_0
- PROGRAM_B_0
- TCK_0
- TDI_0
- TDO_0
- TMS_0
- VCCADC_0
- VCCBATT_0

#### Other Pins

- GND
- VCCINT
- VCCO_#
- VCCBRAM
- VP_0
- VN_0
- VRIFP_0
- VRISP_0
- VP0
- VN0
- VP1
- VN1
- VP2
- VN2
- VP3
- VN3
- VP4
- VN4
- VP5
- VN5
- VP6
- VN6
- VP7
- VN7
- VP8
- VN8
- VP9
- VN9
- VP10
- VN10
- VP11
- VN11
- VP12
- VN12
- VP13
- VN13
- VP14
- VN14
- VP15
- VN15
- VP16
- VN16
- VP17
- VN17
- VP18
- VN18
- VP19
- VN19
- VP20
- VN20
- VP21
- VN21
- VP22
- VN22
- VP23
- VN23
- VP24
- VN24
- VP25
- VN25
- VP26
- VN26
- VP27
- VN27
- VP28
- VN28
- VP29
- VN29
- VP30
- VN30
- VP31
- VN31
- VP32
- VN32
- VP33
- VN33
- VP34
- VN34
- VP35
- VN35
- VP36
- VN36
- VP37
- VN37
- VP38
- VN38
- VP39
- VN39
- VP40
- VN40
- VP41
- VN41
- VP42
- VN42
- VP43
- VN43
- VP44
- VN44
- VP45
- VN45
- VP46
- VN46
- VP47
- VN47
- VP48
- VN48
- VP49
- VN49
- VP50
- VN50
- VP51
- VN51
- VP52
- VN52
- VP53
- VN53
- VP54
- VN54
- VP55
- VN55
- VP56
- VN56
- VP57
- VN57
- VP58
- VN58
- VP59
- VN59
- VP60
- VN60
- VP61
- VN61
- VP62
- VN62
- VP63
- VN63
- VP64
- VN64
- VP65
- VN65
- VP66
- VN66
- VP67
- VN67
- VP68
- VN68
- VP69
- VN69
- VP70
- VN70
- VP71
- VN71
- VP72
- VN72
- VP73
- VN73
- VP74
- VN74
- VP75
- VN75
- VP76
- VN76
- VP77
- VN77
- VP78
- VN78
- VP79
- VN79
- VP80
- VN80
- VP81
- VN81
- VP82
- VN82
- VP83
- VN83
- VP84
- VN84
- VP85
- VN85
- VP86
- VN86
- VP87
- VN87
- VP88
- VN88
- VP89
- VN89
- VP90
- VN90
- VP91
- VN91
- VP92
- VN92
- VP93
- VN93
- VP94
- VN94
- VP95
- VN95
- VP96
- VN96
- VP97
- VN97
- VP98
- VN98
- VP99
- VN99
- VP100
- VN100
- VP101
- VN101
- VP102
- VN102
- VP103
- VN103
- VP104
- VN104
- VP105
- VN105
- VP106
- VN106
- VP107
- VN107
- VP108
- VN108
- VP109
- VN109
- VP110
- VN110
- VP111
- VN111
- VP112
- VN112
- VP113
- VN113
- VP114
- VN114
- VP115
- VN115
- VP116
- VN116
- VP117
- VN117
- VP118
- VN118
- VP119
- VN119
- VP120
- VN120
- VP121
- VN121
- VP122
- VN122
- VP123
- VN123
- VP124
- VN124
- VP125
- VN125
- VP126
- VN126
- VP127
- VN127
- VP128
- VN128
- VP129
- VN129
- VP130
- VN130
- VP131
- VN131
- VP132
- VN132
- VP133
- VN133
- VP134
- VN134
- VP135
- VN135
- VP136
- VN136
- VP137
- VN137
- VP138
- VN138
- VP139
- VN139
- VP140
- VN140
- VP141
- VN141
- VP142
- VN142
- VP143
- VN143
- VP144
- VN144
- VP145
- VN145
- VP146
- VN146
- VP147
- VN147
- VP148
- VN148
- VP149
- VN149
- VP150
- VN150
- VP151
- VN151
- VP152
- VN152
- VP153
- VN153
- VP154
- VN154
- VP155
- VN155
- VP156
- VN156
- VP157
- VN157
- VP158
- VN158
- VP159
- VN159
- VP160
- VN160
- VP161
- VN161
- VP162
- VN162
- VP163
- VN163
- VP164
- VN164
- VP165
- VN165
- VP166
- VN166
- VP167
- VN167
- VP168
- VN168
- VP169
- VN169
- VP170
- VN170
- VP171
- VN171
- VP172
- VN172
- VP173
- VN173
- VP174
- VN174
- VP175
- VN175
- VP176
- VN176
- VP177
- VN177
- VP178
- VN178
- VP179
- VN179
- VP180
- VN180
- VP181
- VN181
- VP182
- VN182
- VP183
- VN183
- VP184
- VN184
- VP185
- VN185
- VP186
- VN186
- VP187
- VN187
- VP188
- VN188
- VP189
- VN189
- VP190
- VN190
- VP191
- VN191
- VP192
- VN192
- VP193
- VN193
- VP194
- VN194
- VP195
- VN195
- VP196
- VN196
- VP197
- VN197
- VP198
- VN198
- VP199
- VN199
- VP200
- VN200

### Figure 3-46: CPG238 Package—XC7A12T, XC7A25T, XA7A12T, and XA7A25T I/O Banks
Figure 3-47: **CPG238 Package—XC7A12T, XC7A25T, XA7A12T, and XA7A25T Memory Groupings**

Figure 3-48: **CPG238 Package—XC7A12T, XC7A25T, XA7A12T, and XA7A25T Power and GND Placement**
CS324 and CSG324 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
CSG324 Packages (only)—XA7A15T, XA7A35T, XA7A50T, XA7A75T, and XA7A100T

Figure 3-49: CS324 and CSG324 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
CSG324 Packages (only)—XA7A15T, XA7A35T, XA7A50T, XA7A75T, and XA7A100T Pinout Diagram
Figure 3-50: CS324 and CSG324 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
CSG324 Packages (only)—XA7A15T, XA7A35T, XA7A50T, XA7A75T, and XA7A100T I/O Banks

Figure 3-51: CS324 and CSG324 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
CSG324 Packages (only)—XA7A15T, XA7A35T, XA7A50T, XA7A75T, and XA7A100T Memory Groupings
Chapter 3: Device Diagrams

Figure 3-52: CS324 and CSG324 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
CSG324 Packages (only)—XA7A15T, XA7A35T, XA7A50T, XA7A75T, and XA7A100T
Power and GND Placement
CSG325 Package—XC7A12T and XA7A12T

Figure 3-53:  CSG325 Package—XC7A12T and XA7A12T Pinout Diagram

Figure 3-54:  CSG325 Package—XC7A12T and XA7A12T I/O Banks
Figure 3-55: CSG325 Package—XC7A12T and XA7A12T Memory Groupings

Figure 3-56: CSG325 Package—XC7A12T and XA7A12T Power and GND Placement
Chapter 3: Device Diagrams

CSG325 Package—XC7A25T and XA7A25T

Figure 3-57: CSG325 Package—XC7A25T and XA7A25T Pinout Diagram

Figure 3-58: CSG325 Package—XC7A25T and XA7A25T I/O Banks
Chapter 3: Device Diagrams

Figure 3-59: CSG325 Package—XC7A25T and XA7A25T Memory Groupings

Figure 3-60: CSG325 Package—XC7A25T and XA7A25T Power and GND Placement
Chapter 3: Device Diagrams

CS325 and CSG325 Packages—XC7A15T, XC7A35T, and XC7A50T
CSG325 Packages (only)—XA7A15T, XA7A35T, and XA7A50T

Figure 3-61: CS325 and CSG325 Packages—XC7A15T, XC7A35T, and XC7A50T
CSG325 Packages (only)—XA7A15T, XA7A35T, and XA7A50T Pinout Diagram

Figure 3-62: CS325 and CSG325 Packages—XC7A15T, XC7A35T, and XC7A50T
CSG325 Packages (only)—XA7A15T, XA7A35T, and XA7A50T I/O Banks
Figure 3-63: CS325 and CSG325 Packages—XC7A15T, XC7A35T, and XC7A50T
CSG325 Packages (only)—XA7A15T, XA7A35T, and XA7A50T Memory Groupings

Memory Groupings Pins

- HP IO
- HR IO
- HP IO – VCCAUX Group 0
- HP IO – VCCAUX Group 1
- HP IO – VCCAUX Group 2
- HP IO – VCCAUX Group 3
- HP IO – VCCAUX Group 4
- HP IO – VCCAUX Group 5
- HP IO – VCCAUX Group 6
- HP IO – VCCAUX Group 7
- DQS pin
- HP DCI pin or HR IO
- Memory Byte Group 0
- Memory Byte Group 1
- Memory Byte Group 2
- Memory Byte Group 3
- Bank Number

Figure 3-64: CS325 and CSG325 Packages—XC7A15T, XC7A35T, and XC7A50T
CSG325 Packages (only)—XA7A15T, XA7A35T, and XA7A50T Power and GND Placement

Power Pins

- VCCO_x
- VCCINT
- VCCAUX
- VCCAUX_ID_G
- VCCBRAM
- VCCBATT_0
- VCCASL_0
- GNDADS_0
- MSTVCCAUX
- MSTVCCAUX_G or MSTVCCPAUX_G
- MSTAVCC
- MSTAVCC_G or MSTAVCC_G
- MSTAVTT
- MSTAVTT_G or MSTAVTT_G
- SAV
- GND
Chapter 3: Device Diagrams

FT256 and FTG256 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T

Figure 3-65: FT256 and FTG256 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
Pinout Diagram

Figure 3-66: FT256 and FTG256 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
I/O Banks
Figure 3-67: FT256 and FTG256 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
Memory Groupings

Figure 3-68: FT256 and FTG256 Packages—XC7A15T, XC7A35T, XC7A50T, XC7A75T, and XC7A100T
Power and GND Placement
FG484 and FGG484 Packages—XC7A15T, XC7A35T, and XC7A50T

Figure 3-69: FG484 and FGG484 Packages—XC7A15T, XC7A35T, and XC7A50T Pinout Diagram
Figure 3-70: FG484 and FGG484 Packages—XC7A15T, XC7A35T, and XC7A50T I/O Banks

Figure 3-71: FG484 and FGG484 Packages—XC7A15T, XC7A35T, and XC7A50T Memory Groupings
Figure 3-72: FG484 and FGG484 Packages—XC7A15T, XC7A35T, and XC7A50T Power and GND Placement
FG484 and FGG484 Packages—XC7A75T and XC7A100T
FGG484 Packages (only)—XA7A75T and XA7A100T

Figure 3-73: FG484 and FGG484 Packages—XC7A75T and XC7A100T
FGG484 Packages (only)—XA7A75T and XA7A100T Pinout Diagram
Figure 3-74: FG484 and FGG484 Packages—XC7A75T and XC7A100T
FGG484 Packages (only)—XA7A75T and XA7A100T I/O Banks

Figure 3-75: FG484 and FGG484 Packages—XC7A75T and XC7A100T
FGG484 Packages (only)—XA7A75T and XA7A100T Memory Groupings
Figure 3-76: FG484 and FGG484 Packages—XC7A75T and XC7A100T
FGG484 Packages (only)—XA7A75T and XA7A100T Power and GND Placement
Chapter 3: Device Diagrams

FG676 and FGG676 Packages—XC7A75T and XC7A100T

Figure 3-77:  FG676 and FGG676 Packages—XC7A75T and XC7A100T Pinout Diagram
Figure 3-78: **FG676 and FGG676 Packages—XC7A75T and XC7A100T I/O Banks**

Figure 3-79:  **FG676 and FGG676 Packages—XC7A75T and XC7A100T Memory Groupings**
Figure 3-80: FG676 and FGG676 Packages—XC7A75T and XC7A100T Power and GND Placement
Chapter 3: Device Diagrams

SB484, SBG484, SBV484, and RS484 Packages—XC7A200T

Figure 3-81: SB484, SBG484, SBV484, and RS484 Packages—XC7A200T Pinout Diagram
Figure 3-82: SB484, SBG484, SBV484, and RS484 Packages—XC7A200T I/O Banks

Figure 3-83: SB484, SBG484, SBV484, and RS484 Packages—XC7A200T Memory Groupings
Figure 3-84: SB484, SBG484, SBV484, and RS484 Packages—XC7A200T Power and GND Placement
Chapter 3: Device Diagrams

FB484, FBG484, FBV484, and RB484 Packages—XC7A200T

Figure 3-85: FB484, FBG484, FBV484, and RB484 Packages—XC7A200T Pinout Diagram
Figure 3-86: FB484, FBG484, FBV484, and RB484 Packages—XC7A200T I/O Banks

Figure 3-87: FB484, FBG484, FBV484, and RB484 Packages—XC7A200T Memory Groupings
Figure 3-88: FB484, FBG484, FBV484, and RB484 Packages—XC7A200T Power and GND Placement
## FB676, FBG676, FBV676, and RB676 Packages—XC7A200T

**Figure 3-89:** FB676, FBG676, FBV676, and RB676 Packages—XC7A200T Pinout Diagram
Chapter 3: Device Diagrams

Figure 3-90: FB676, FBG676, FBV676, and RB676 Packages—XC7A200T I/O Banks

Figure 3-91: FB676, FBG676, FBV676, and RB676 Packages—XC7A200T Memory Groupings
Figure 3-92: FB676, FBG676, FBV676, and RB676 Packages—XC7A200T Power and GND Placement
FF1156, FFG1156, and FFV1156 Packages—XC7A200T

Figure 3-93: FF1156, FFG1156, and FFV1156 Packages—XC7A200T Pinout Diagram
Figure 3-94: FF1156, FFG1156, and FFV1156 Packages—XC7A200T I/O Banks
Figure 3-95: FF1156, FFG1156, and FFV1156 Packages—XC7A200T Memory Groupings
Figure 3-96: FF1156, FFG1156, and FFV1156 Packages—XC7A200T Power and GND Placement
# Kintex-7 FPGAs Device Diagrams

Table 3-3: Kintex-7 FPGAs Device Diagrams Cross-Reference

<table>
<thead>
<tr>
<th>Device</th>
<th>FB484 FBG484 FBV484</th>
<th>FB676 FBG676 FBV676</th>
<th>FB900 FBG900 FBV900</th>
<th>FF676 FFG676 FFF676 RF676</th>
<th>FF900 FFG900 FFV900 RF900</th>
<th>FF901 FFG901 FFV901</th>
<th>FF1156 FFG1156 FFV1156</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7K70T</td>
<td>page 135 page 138</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K160T</td>
<td>page 135 page 141</td>
<td>page 148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K325T</td>
<td>page 141 page 144</td>
<td>page 148</td>
<td>page 152</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K355T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>page 156</td>
</tr>
<tr>
<td>XC7K410T</td>
<td>page 141 page 144</td>
<td>page 148</td>
<td>page 152</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7K420T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>page 160 page 164</td>
</tr>
<tr>
<td>XC7K480T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>page 160 page 164</td>
</tr>
</tbody>
</table>
Chapter 3: Device Diagrams

FB484, FBG484, and FBV484 Packages—XC7K70T and XC7K160T

Figure 3-97: FB484, FBG484, and FBV484 Packages—XC7K70T and XC7K160T Pinout Diagram
Figure 3-98: FB484, FBG484, and FBV484 Packages—XC7K70T and XC7K160T I/O Banks

Figure 3-99: FB484, FBG484, and FBV484 Packages—XC7K70T and XC7K160T Memory Groupings
**Figure 3-100:** FB484, FBG484, and FBV484 Packages—XC7K70T and XC7K160T Power and GND Placement
### Figure 3-101: FB676, FBG676, and FBV676 Packages—XC7K70T Pinout Diagram
Figure 3-102: FB676, FBG676, and FBV676 Packages—XC7K70T I/O Banks

Figure 3-103: FB676, FBG676, and FBV676 Packages—XC7K70T Memory Groupings
Figure 3-104:  FB676, FBG676, and FBV676 Packages—XC7K70T Power and GND Placement
FB676, FBG676, and FBV676 Packages—XC7K160T, XC7K325T, and XC7K410T

### Figure 3-105: FB676, FBG676, and FBV676 Packages—XC7K160T, XC7K325T, and XC7K410T Pinout Diagram
Figure 3-106: FB676, FBG676, and FBV676 Packages—XC7K160T, XC7K325T, and XC7K410T I/O Banks

Figure 3-107: FB676, FBG676, and FBV676 Packages—XC7K160T, XC7K325T, and XC7K410T Memory Groupings
Figure 3-108: FB676, FBG676, and FBV676 Packages—XC7K160T, XC7K325T, and XC7K410T
Power and GND Placement
FB900, FBG900, and FBV900 Packages—XC7K325T and XC7K410T

Figure 3-109: FB900, FBG900, and FBV900 Packages—XC7K325T and XC7K410T Pinout Diagram
Figure 3-110: FB900, FBG900, and FBV900 Packages—XC7K325T and XC7K410T I/O Banks
Figure 3-111:  FB900, FBG900, and FBV900 Packages—XC7K325T and XC7K410T Memory Groupings
**Figure 3-112:** FB900, FBG900, and FBV900 Packages—XC7K325T and XC7K410T Power and GND Placement
Chapter 3: Device Diagrams

FF676, FFG676, FFV676, and RF676 Packages—XC7K160T, XC7K325T, and XC7K410T

Figure 3-113: FF676, FFG676, FFV676, and RF676 Packages—XC7K160T, XC7K325T, and XC7K410T Pinout Diagram
Figure 3-114: FF676, FFG676, FFV676, and RF676 Packages—XC7K160T, XC7K325T, and XC7K410T I/O Banks
Figure 3-115: **FF676, FFG676, FFV676, and RF676 Packages—XC7K160T, XC7K325T, and XC7K410T Memory Groupings**
Figure 3-116: FF676, FFG676, FFV676, and RF676 Packages—XC7K160T, XC7K325T, and XC7K410T
Power and GND Placement
## User I/O Pins

- IO_LXXY_#
- IO_XX_#

### Multi-Function Pins

- ADV_B
- FCO_B
- FDC_B
- MDGI
- FMC_B
- DO0_DSO_B
- CSI_B
- PUDC_B
- RSWR_B
- RSS_B
- ADSPADSN-AD1PADD1GN
- EMCLK

### Transceiver Pins

- MGTAVCC_G1
- MGTAVTT_G1
- MGTAVDCC_G1
- MGTAVTRCAL
- MGTAVREF
- MGTREFCLK10P
- MGTREFCLK10N
- MGTTRANP
- MGTTRANN
- MGTXTXP
- MGTXTWN
- MGTHAVCC_G1
- MGTHAVTT_G1
- MGTHTRANP
- MGTHTRANN
- MGTHRXP
- MGTHRWN
- MGTHRXN
- MGTHTXP
- MGTHTRN

### Dedicated Pins

- CCLK_0
- CFGBVS_0
- DONE_0
- DXP_0
- LDIN_0
- GNDADC_0
- INIT_B_0
- M0_0
- M1_0
- M2_0
- PROGRAM_B_0
- CLK2_0
- TMS_0
- VCCADC_0
- VCCBATT_0
- VP_0
- VLP_0
- VRP_0
- VCCREFP_0
- VCCREFN_0

### Other Pins

- GND
- VCCAUX_IO_G#
- VCCAUX
- VCCINT
- VCCO_#
- VCCBRAM
- nNC

---

### Figure 3-117: FF900, FFG900, FFV900, and RF900 Packages—XC7K325T and XC7K410T Pinout Diagram
Figure 3-118: FF900, FFG900, FFV900, and RF900 Packages—XC7K325T and XC7K410T I/O Banks
**Figure 3-119:** FF900, FFG900, FFV900, and RF900 Packages—XC7K325T and XC7K410T Memory Groupings
Figure 3-120: FF900, FFG900, FFV900, and RF900 Packages—XC7K325T and XC7K410T
Power and GND Placement
Chapter 3: Device Diagrams

FF901, FFG901, and FFV901 Packages—XC7K355T

Figure 3-121: FF901, FFG901, and FFV901 Packages—XC7K355T Pinout Diagram
Figure 3-122: FF901, FFG901, and FFV901 Packages—XC7K355T I/O Banks
Figure 3-123: FF901, FFG901, and FFV901 Packages—XC7K355T Memory Groupings
Chapter 3: Device Diagrams

Figure 3-124: FF901, FFG901, and FFV901 Packages—XC7K355T Power and GND Placement
### User I/O Pins
- ID_LXXY_#
- ID_XX_#

### Multi-Function Pins
- ADV_B
- FCE_B
- FCE_B
- MOSI
- RIS_B
- DOUT_CSO_B
- GCL_B
- PUDC_B
- RDMR_B
- RGB_B
- ADSPADA0-ADSPAD10IN
- EMCCLK

### Transceiver Pins
- MGTAVCC_G#
- MGTAVTT_G#
- MGTVAUX_G#
- MGTAVTTRCAL
- MGTREFCLK1/0P
- MGTREFCLK1/0N
- MGTXRXP
- MGTXRXN
- MGTXTXN
- MGTXTXP
- EMGTAVCC_G#
- VMMGTAVTT_G#
- VMGTVCCAUX_G#
- VMMGTAVTTRCAL
- MGTHRXP
- MGTHRXN
- MGTHTXN
- MGTHTXP

### Dedicated Pins
- CCLK_0
- CFGBVS_0
- DONE_0
- DXP_0
- LD_XN_0
- GNDADC_0
- INIT_B_0
- M0_0
- M1_0
- PROGRAM_B_0
- TCK_0
- TDI_0
- TDO_0
- TMS_0
- VCCADC_0
- VCCBATT_0

### Other Pins
- VP_0
- VPINT_0
- VRP
- VREF
- D00-D31
- A00-A28
- DQS
- MRCC
- SRCC
- GND
- VCCAUX_IO_G#
- VCCAUX
- VCCINT
- VCCO_
- VCCBRAM
- VCCL0
- VCCL0

---

**Figure 3-125:** FF901, FFG901, and FFV901 Packages—XC7K420T and XC7K480T Pinout Diagram
Figure 3-126: FF901, FFG901, and FFV901 Packages—XC7K420T and XC7K480T I/O Banks
**Figure 3-127:** FF901, FFG901, and FFV901 Packages—XC7K420T and XC7K480T Memory Groupings
Figure 3-128: FF901, FFG901, and FFV901 Packages—XC7K420T and XC7K480T Power and GND Placement
### Figure 3-129: FF1156, FFG1156, and FFV1156 Packages—XC7K420T and XC7K480T Pinout Diagram

<table>
<thead>
<tr>
<th>User I/O Pins</th>
<th>Transceiver Pins</th>
<th>Dedicated Pins</th>
<th>Other Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>User I/O Pins</td>
<td>Transceiver Pins</td>
<td>Dedicated Pins</td>
<td>Other Pins</td>
</tr>
<tr>
<td>Multi-Function Pins</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Figure 3-130: FF1156, FFG1156, and FFV1156 Packages—XC7K420T and XC7K480T I/O Banks
Figure 3-131: FF1156, FFG1156, and FFV1156 Packages—XC7K420T and XC7K480T Memory Groupings
Figure 3-132: FF1156, FFG1156, and FFV1156 Packages—XC7K420T and XC7K480T Power and GND Placement
## Virtex-7 FPGAs Device Diagrams

### Table 3-4: Virtex-7 T FPGAs Device Diagrams Cross Reference

<table>
<thead>
<tr>
<th>Device</th>
<th>FF1157 FFG1157 RF1157</th>
<th>FF1761 FFG1761 RF1761</th>
<th>FL1925 FFG1925</th>
<th>FH1761 FFG1761</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7V585T</td>
<td>page 169</td>
<td>page 173</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7V2000T</td>
<td></td>
<td></td>
<td>page 177</td>
<td>page 181</td>
</tr>
</tbody>
</table>

### Table 3-5: Virtex-7 XT FPGAs Device Diagrams Cross Reference

<table>
<thead>
<tr>
<th>Device</th>
<th>FF1157 FFG1157 RF1157</th>
<th>FF1158 FFG1158 RF1158</th>
<th>FF1761 FFG1761 RF1761</th>
<th>FF1926 FFG1926 FFV1926</th>
<th>FF1927 FFG1927 FFV1927</th>
<th>FF1928 FFG1928 FFV1928</th>
<th>FF1930 FFG1930 RF1930</th>
<th>FL1926 FFG1926 FLG1926</th>
<th>FL1928 FFG1928 FLG1928</th>
<th>FL1930 FFG1930 FLG1930</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC7VX330T</td>
<td>page 185</td>
<td>page 189</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX415T</td>
<td>page 185</td>
<td>page 193</td>
<td>page 197</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX485T</td>
<td>page 201</td>
<td>page 205</td>
<td>page 209</td>
<td>page 213</td>
<td>page 217</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX550T</td>
<td>page 193</td>
<td>page 229</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX690T</td>
<td>page 185</td>
<td>page 193</td>
<td>page 221</td>
<td>page 225</td>
<td>page 229</td>
<td>page 233</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX980T</td>
<td>page 225</td>
<td>page 237</td>
<td>page 241</td>
<td>page 245</td>
<td>page 249</td>
<td>page 253</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XC7VX1140T</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Figure 3-133: FF1157, FFG1157, and RF1157 Packages—XC7V585T Pinout Diagram
Figure 3-134: FF1157, FFG1157, and RF1157 Packages—XC7V585T I/O Banks
**Figure 3-135:** FF1157, FFG1157, and RF1157 Packages—XC7V585T Memory Groupings
Figure 3-136: FF1157, FFG1157, and RF1157 Packages—XC7V585T Power and GND Placement
FF1761, FFG1761, and RF1761 Packages—XC7V585T

**Figure 3-137:** FF1761, FFG1761, and RF1761 Packages—XC7V585T Pinout Diagram
Figure 3-138: FF1761, FFG1761, and RF1761 Packages—XC7V585T I/O Banks
**Figure 3-139:** FF1761, FFG1761, and RF1761 Packages—XC7V585T Memory Groupings
Figure 3-140: FF1761, FFG1761, and RF1761 Packages—XC7V585T Power and GND Placement
Figure 3-141: FL1925 and FLG1925 Packages—XC7V2000T Pinout Diagram
Figure 3-142: FL1925 and FLG1925 Packages—XC7V2000T I/O Banks
Figure 3-143: FL1925 and FLG1925 Packages—XC7V2000T Memory Groupings
Figure 3-144: FL1925 and FLG1925 Packages—XC7V2000T Power and GND Placement
Figure 3-145: FH1761 and FHG1761 Packages—XC7V2000T Pinout Diagram
Figure 3-146:  FH1761 and FHG1761 Packages—XC7V2000T I/O Banks
Figure 3-147: FH1761 and FHG1761 Packages—XC7V2000T Memory Groupings
Figure 3-148: FH1761 and FHG1761 Packages—XC7V2000T Power and GND Placement
### FF1157, FFG1157, and RF1157 Packages—XC7VX330T, XC7VX415T, and XC7VX690T

#### Figure 3-149: FF1157, FFG1157, and RF1157 Packages—XC7VX330T, XC7VX415T, and XC7VX690T Pinout Diagram
Figure 3-150: \textbf{FF1157, FFG1157, and RF1157 Packages—XC7VX330T, XC7VX415T, and XC7VX690T I/O Banks}
Figure 3-151: FF1157, FFG1157, and RF1157 Packages—XC7VX330T, XC7VX415T, and XC7VX690T Memory Groupings
Figure 3-152: FF1157, FFG1157, and RF1157 Packages—XC7VX330T, XC7VX415T, and XC7VX690T
Power and GND Placement
FF1761, FFG1761, and RF1761 Packages—XC7VX330T

Figure 3-153: FF1761, FFG1761, and RF1761 Packages—XC7VX330T Pinout Diagram
Figure 3-154: FF1761, FFG1761, and RF1761 Packages—XC7VX330T I/O Banks
Figure 3-155: FF1761, FFG1761, and RF1761 Packages—XC7VX330T Memory Groupings
Figure 3-156: FF1761, FFG1761, and RF1761 Packages—XC7VX330T Power and GND Placement
Chapter 3: Device Diagrams

FF1158, FFG1158, FFV1158, and RF1158 Packages—XC7VX415T, XC7VX550T, and XC7VX690T

**Figure 3-157:** FF1158, FFG1158, FFV1158, and RF1158 Packages—XC7VX415T, XC7VX550T, and XC7VX690T Pinout Diagram
Figure 3-158: FF1158, FFG1158, FFV1158, and RF1158 Packages—XC7VX415T, XC7VX550T, and XC7VX690T I/O Banks
Figure 3-159: FF1158, FFG1158, FFV1158, and RF1158 Packages—XC7VX415T, XC7VX550T, and XC7VX690T Memory Groupings
Figure 3-160: FF1158, FFG1158, FFV1158, and RF1158 Packages—XC7VX415T, XC7VX550T, and XC7VX690T Power and GND Placement
FF1927, FFG1927, and FFV1927 Packages—XC7VX415T

Figure 3-161: FF1927, FFG1927, and FFV1927 Packages—XC7VX415T Pinout Diagram
Figure 3-162:  FF1927, FFG1927, and FFV1927 Packages—XC7VX415T I/O Banks
Figure 3-163: FF1927, FFG1927, and FFV1927 Packages—XC7VX415T Memory Groupings
Figure 3-164: FF1927, FFG1927, and FFV1927 Packages—XC7VX415T Power and GND Placement
## Chapter 3: Device Diagrams

### FF1157, FFG1157, and FFV1157 Packages—XC7VX485T

**Figure 3-165:** FF1157, FFG1157, and FFV1157 Packages—XC7VX485T Pinout Diagram
Figure 3-166: FF1157, FFG1157, and FFV1157 Packages—XC7VX485T I/O Banks
Figure 3-167: FF1157, FFG1157, and FFV1157 Packages—XC7VX485T Memory Groupings
Figure 3-168: FF1157, FFG1157, and FFV1157 Packages—XC7VX485T Power and GND Placement
### FF1158, FFG1158, and FFV1158 Packages—XC7VX485T

#### User I/O Pins
- IO_LXXY_#
- IO_XX_#

#### Multi-Function Pins
- IO_LXXY_#
- IO_XX_#
- BA D V _ B
- BA F C S _ B
- BA FOE_B
- BA MOSI
- BA BF WE _ B
- BA DOUT_CSO_B
- BA CSI_B
- BA PUDC_B
- BA RDWR_B
- AD0P/AD0N−AD15P/AD15N
- EMCCLK

#### Transceiver Pins
- E MGTAVCC_G#
- V MGTAVTT_G#
- V MGTVCCAUX_G#
- V MGTAVTTRCAL
- MGTRREF
- MGTREFCLK1/0P
- MGTREFCLK1/0N
- MGTXRXP
- MGTXRXN
- MGTXTXP
- MGTXTXN
- E MGTHAVCC_G#
- V MGTHAVTT_G#
- MGTHRXP
- MGTHRXN
- MGTHTXP
- MGTHTXN

#### Dedicated Pins
- C CCLK_0
- CFGBVS_0
- DONE_0
- DXP_0
- GNDADC_0
- INIT_B_0
- M0_0
- M1_0
- M2_0
- PROGRAM_B_0
- TCK_0
- TDO_0
- TMS_0
- VCCADC_0
- VCCBATT_0

#### Other Pins
- GND
- VCCAUX_IO_G#
- VCCAUX
- VCCINT
- VCCO_
- VCCBRAM
- nNC

---

**Figure 3-169:** FF1158, FFG1158, and FFV1158 Packages—XC7VX485T Pinout Diagram
Figure 3-170: **FF1158, FFG1158, and FFV1158 Packages—XC7VX485T I/O Banks**


**Figure 3-171:** FF1158, FFG1158, and FFV1158 Packages—XC7VX485T Memory Groupings
Chapter 3: Device Diagrams

Figure 3-172: FF1158, FFG1158, and FFV1158 Packages—XC7VX485T Power and GND Placement
**Figure 3-173:** FF1761, FFG1761, and RF1761 Packages—XC7VX485T Pinout Diagram
Figure 3-174:  FF1761, FFG1761, and RF1761 Packages—XC7VX485T I/O Banks
Figure 3-175: FF1761, FFG1761, and RF1761 Packages—XC7VX485T Memory Groupings
Figure 3-176: FF1761, FFG1761, and RF1761 Packages—XC7VX485T Power and GND Placement
**Figure 3-177: FF1927 and FFG1927 Packages—XC7VX485T Pinout Diagram**
Figure 3-178: FF1927 and FFG1927 Packages—XC7VX485T I/O Banks
Figure 3-179: **FF1927 and FFG1927 Packages—XC7VX485T Memory Groupings**
Figure 3-180: FF1927 and FFG1927 Packages—XC7VX485T Power and GND Placement
FF1930, FFG1930, and RF1930 Packages—XC7VX485T

Figure 3-181: FF1930, FFG1930, and RF1930 Packages—XC7VX485T Pinout Diagram
Figure 3-182: FF1930, FFG1930, and RF1930 Packages—XC7VX485T I/O Banks
Figure 3-183: FF1930, FFG1930, and RF1930 Packages—XC7VX485T Memory Groupings
Figure 3-184: FF1930, FFG1930, and RF1930 Packages—XC7VX485T Power and GND Placement
Chapter 3: Device Diagrams

FF1761, FFG1761, and RF1761 Packages—XC7VX690T

Figure 3-185: FF1761, FFG1761, and RF1761 Packages—XC7VX690T Pinout Diagram
Figure 3-186: FF1761, FFG1761, and RF1761 Packages—XC7VX90T I/O Banks
Figure 3-187: FF1761, FFG1761, and RF1761 Packages—XC7VX690T Memory Groupings
Figure 3-188: FF1761, FFG1761, and RF1761 Packages—XC7VX690T Power and GND Placement
Figure 3-189: FF1926 and FFG1926 Packages—XC7VX690T and XC7VX980T Pinout Diagram
Figure 3-190: FF1926 and FFG1926 Packages—XC7VX690T and XC7VX980T I/O Banks
Figure 3-191: FF1926 and FFG1926 Packages—XC7VX690T and XC7VX980T Memory Groupings
Figure 3-192: FF1926 and FFG1926 Packages—XC7VX690T and XC7VX980T Power and GND Placement
### FF1927 and FFG1927 Packages—XC7VX550T and XC7VX690T Pinout Diagram

**Figure 3-193:** FF1927 and FFG1927 Packages—XC7VX550T and XC7VX690T Pinout Diagram
Figure 3-194: FF1927 and FFG1927 Packages—XC7VX550T and XC7VX690T I/O Banks
Figure 3-195: FF1927 and FFG1927 Packages—XC7VX550T and XC7VX690T Memory Groupings
Figure 3-196: FF1927 and FFG1927 Packages—XC7VX550T and XC7VX690T Power and GND Placement
Chapter 3: Device Diagrams

FF1930, FFG1930, and RF1930 Packages—XC7VX690T

Figure 3-197: FF1930, FFG1930, and RF1930 Packages—XC7VX690T Pinout Diagram
Figure 3-198:  FF1930, FFG1930, and RF1930 Packages—XC7VX690T I/O Banks
Figure 3-199:  FF1930, FFG1930, and RF1930 Packages—XC7VX690T Memory Groupings
Figure 3-200: FF1930, FFG1930, and RF1930 Packages—XC7VX690T Power and GND Placement
FF1928 and FFG1928 Packages—XC7VX980T

Figure 3-201: FF1928 and FFG1928 Packages—XC7VX980T Pinout Diagram
Figure 3-202: FF1928 and FFG1928 Packages—XC7VX980T I/O Banks
Figure 3-203: FF1928 and FFG1928 Packages—XC7VX980T Memory Groupings
Figure 3-204: FF1928 and FFG1928 Packages—XC7VX980T Power and GND Placement
Figure 3-205: FF1930, FFG1930, and RF1930 Packages—XC7VX980T Pinout Diagram
Figure 3-206: FF1930, FFG1930, and RF1930 Packages—XC7VX980T I/O Banks
Figure 3-207: FF1930, FFG1930, and RF1930 Packages—XC7VX980T Memory Groupings
Figure 3-208: FF1930, FFG1930, and RF1930 Packages—XC7VX980T Power and GND Placement
FL1926 and FLG1926 Packages—XC7VX1140T

Figure 3-209: FL1926 and FLG1926 Packages—XC7VX1140T Pinout Diagram
Figure 3-210: FL1926 and FLG1926 Packages—XC7VX1140T I/O Banks
Figure 3-211: FL1926 and FLG1926 Packages—XC7VX1140T Memory Groupings
Figure 3-212: FL1926 and FLG1926 Packages—XC7VX1140T Power and GND Placement
Figure 3-213: FL1928 and FLG1928 Packages—XC7VX1140T Pinout Diagram
Figure 3-214: FL1928 and FLG1928 Packages—XC7VX1140T I/O Banks
Figure 3-215: FL1928 and FLG1928 Packages—XC7VX1140T Memory Groupings
Figure 3-216: FL1928 and FLG1928 Packages—XC7VX1140T Power and GND Placement
Figure 3-217: FL1930 and FLG1930 Packages—XC7VX1140T Pinout Diagram
**Figure 3-218:** FL1930 and FLG1930 Packages—XC7VX1140T I/O Banks
Figure 3-219: FL1930 and FLG1930 Packages—XC7VX1140T Memory Groupings
Figure 3-220: FL1930 and FLG1930 Packages—XC7VX1140T Power and GND Placement
Summary

This chapter provides mechanical drawings (package specifications) of the following 7 series (Artix®-7, Kintex®-7, Spartan®-7, and Virtex®-7 FPGA) packages.

Spartan-7 FPGAs

- CPGA196 (Spartan-7 FPGAs) Wire-Bond Chip-Scale BGA (0.5 mm Pitch), page 260
- FTGB196 (Spartan-7 FPGAs) Wire-Bond Chip-Scale BGA (1.0 mm Pitch), page 261
- CSGA225 (Spartan-7 FPGAs) Wire-Bond Chip-Scale BGA (0.8 mm Pitch), page 262
- CSGA324 (Spartan-7 FPGAs) Wire-Bond Chip-Scale BGA (0.8 mm Pitch), page 263
- FGGA484 (Spartan-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch), page 264
- FGGA676 (Spartan-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch), page 265

Artix-7 FPGAs

- CP236 and CPG236 (Artix-7 FPGAs) Wire-Bond Chip-Scale BGA (0.5 mm Pitch), page 266
- CPG238 (Artix-7 FPGAs: XC7A12T and XC7A25T) Wire-Bond Chip-Scale BGA (0.5 mm Pitch), page 267
- CS/CSG324 and CS/CSG325 (Artix-7 FPGAs) Wire-Bond Chip-Scale BGA (0.8 mm Pitch), page 268
- FT/FTG256 (Artix-7 FPGAs) Wire-Bond Fine-Pitch Thin BGA (1.0 mm Pitch), page 269
- SB484, SBG484, and SBV484 (Artix-7 FPGAs) Flip-Chip Lidless BGA (0.8 mm Pitch), page 270
- FB484, FBG484, and FBV484 (Artix-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch), page 271
  - XC7A200T FB484, FBG484, and FBV484 Die Dimensions, page 272
Chapter 4: Mechanical Drawings

- FB676, FBG676, and FBV676 (Artix-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch), page 273
  - XC7A200T FB676, FBG676, and FBV676 Die Dimensions, page 274
- FG484 and FGG484 (Artix-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch), page 275
- FG676 and FGG676 (Artix-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch), page 276
- FF1156, FFG1156, and FFV1156 (Artix-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 277
- RB484 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA (1.0 mm Pitch), page 278
- RS484 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA (0.8 mm Pitch), page 279
- RB676 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA (1.0 mm Pitch), page 280

Kintex-7 FPGAs

- FB484, FBG484, and FBV484 (Kintex-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch), page 281
  - XC7K70T FB484, FBG484, and FBV484 Die Dimensions with Capacitor Locations, page 282
  - XC7K160T FB484, FBG484, and FBV484 Die Dimensions with Capacitor Locations, page 283
- FB676, FBG676, and FBV676 (Kintex-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch), page 284
  - XC7K70T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations, page 285
  - XC7K160T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations, page 286
  - XC7K325T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations, page 287
  - XC7K410T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations, page 288
- FB900, FBG900, and FBV900 (Kintex-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch), page 289
  - XC7K325T FB900, FBG900, and FBV900 Die Dimensions with Capacitor Locations, page 290
  - XC7K410T FB900, FBG900, and FBV900 Die Dimensions with Capacitor Locations, page 291
- FF676, FFG676, and FFV676 (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 292
• There are two drawings for FF900 and FFG900 packages. They are device dependent:
  ° FF900 and FFG900 (XC7K325T and XC7K410T) Flip-Chip BGA (1.0 mm Pitch) with Stamped Lid, page 293
  ° FF900, FFG900, FFV900, FF901, FFG901, and FFV901 (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 294
• There are two drawings for FF1156 and FFG1156 packages. They are device dependent:
  ° FF1156 and FFG1156 (XC7K420T and XC7K480T) Flip-Chip BGA (1.0 mm Pitch) with Stamped Lid, page 295
  ° FF1156, FFG1156, and FFV1156 (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 296
  ° RF676 (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 297
  ° RF900 (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 298

Virtex-7 FPGAs

• FF1157, FFG1157, FFV1157, FF1158, FFG1158, and FFV1158 (Virtex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 299
• FF1761 and FFG1761 (Virtex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 300
• FFV1761 (Virtex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 301
• FH1761 and FHG1761 (Virtex-7 T FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 302
• FF1926, FFG1926, FF1927, FFG1927, FFV1927, FF1928, FFG1928, FF1930, and FFG1930 (Virtex-7 XT FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 303
• FL1925, FLG1925, FL1926, FLG1926, FL1928, FLG1928, and FL1930, FLG1930 (Virtex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch), page 304
• RF1157 and RF1158 Flip-Chip BGA (Virtex-7 FPGAs) (1.0 mm Pitch), page 305
• RF1761 Flip-Chip BGA (Virtex-7 FPGAs) (1.0 mm Pitch), page 306
• RF1930 Flip-Chip BGA (Virtex-7 FPGAs) (1.0 mm Pitch), page 307
CPGA196 (Spartan-7 FPGAs)
Wire-Bond Chip-Scale BGA (0.5 mm Pitch)

Figure 4-1: CPGA196 Wire-Bond Chip-Scale BGA Package Specifications for Spartan-7 FPGAs
FTGB196 (Spartan-7 FPGAs)
Wire-Bond Chip-Scale BGA (1.0 mm Pitch)

BOTTOM VIEW

TOP VIEW

SEATING PLANE

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.46 ± 0.06</td>
</tr>
<tr>
<td>A1</td>
<td>0.30 ± 0.05</td>
</tr>
<tr>
<td>B</td>
<td>15.00 BSC</td>
</tr>
<tr>
<td>C/E</td>
<td>13.00 BSC</td>
</tr>
<tr>
<td>D</td>
<td>1.00 BSC</td>
</tr>
<tr>
<td>øb</td>
<td>0.40 ± 0.05</td>
</tr>
<tr>
<td>aaa</td>
<td>0.20 ± 0.05</td>
</tr>
<tr>
<td>ccc</td>
<td>0.15 ± 0.05</td>
</tr>
<tr>
<td>dddd</td>
<td>0.25 ± 0.05</td>
</tr>
<tr>
<td>eee</td>
<td>0.10 ± 0.05</td>
</tr>
<tr>
<td>M</td>
<td>14</td>
</tr>
</tbody>
</table>

FTGB196 - Sn/4.0Ag/0.5Cu SOLDER BALLS

NOTES:

2. SYMBOL 'M' IS THE BALL MATRIX SIZE.
3. CONFORMS TO JEDEC MS-034 AAE-1 EXCEPT FOR THE SOLDER BALL SIZE.

Figure 4-2: FTGB196 Wire-Bond Chip-Scale BGA Package Specifications for Spartan-7 FPGAs
CSGA225 (Spartan-7 FPGAs)
Wire-Bond Chip-Scale BGA (0.8 mm Pitch)

**BOTTOM VIEW**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.00</td>
<td></td>
</tr>
<tr>
<td>A₁</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>A₂</td>
<td>0.75</td>
<td></td>
</tr>
<tr>
<td>B/C</td>
<td>13.00 BSC</td>
<td></td>
</tr>
<tr>
<td>E/D</td>
<td>11.20 BSC</td>
<td></td>
</tr>
<tr>
<td>E₀</td>
<td>0.80 BSC</td>
<td></td>
</tr>
<tr>
<td>ø₆b</td>
<td>0.35</td>
<td></td>
</tr>
<tr>
<td>øbb</td>
<td>0.40</td>
<td></td>
</tr>
<tr>
<td>øddol</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>øee</td>
<td>0.01</td>
<td></td>
</tr>
<tr>
<td>øfff</td>
<td>0.10</td>
<td></td>
</tr>
<tr>
<td>øff</td>
<td>0.15</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>0.08</td>
<td></td>
</tr>
<tr>
<td></td>
<td>15</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

CSGA225 = 63/37 Sn/Pb SOLDER BALLS
CSGA225 = Sn/3.0Ag/0.5Cu SOLDER BALLS

NOTES:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
4. THERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE BODY EDGE.
5. CONFORMS TO JEDEC MO-275–HHAC-1.

**Figure 4-3:** CSGA225 Wire-Bond Chip-Scale BGA Package Specifications for Spartan-7 FPGAs
CSGA324 (Spartan-7 FPGAs)
Wire-Bond Chip-Scale BGA (0.8 mm Pitch)

Figure 4-4: CSGA324 Wire-Bond Chip-Scale BGA Package Specifications for Spartan-7 FPGAs

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
4. THERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE BODY EDGE.
5. ACTUAL SOLDER BALL COUNT IS 324
6. CONFORMS TO JEDEC MO-275-KKAB-1.
FGGA484 (Spartan-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch)

Figure 4-5: FGGA484 Wire-bond Fine-Pitch BGA Package Specification for Spartan-7 FPGAs
Chapter 4: Mechanical Drawings

FGGA676 (Spartan-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch)

Figure 4-6: FGGA676 Wire-bond Fine-Pitch BGA Package Specification for Spartan-7 FPGAs
CP236 and CPG236 (Artix-7 FPGAs)
Wire-Bond Chip-Scale BGA (0.5 mm Pitch)

Figure 4-7: CP236 and CPG236 Wire-Bond Chip-Scale BGA Package Specifications for Artix-7 FPGAs
**CPG238 (Artix-7 FPGAs: XC7A12T and XC7A25T)**

**Wire-Bond Chip-Scale BGA (0.5 mm Pitch)**

**Figure 4-8:** CPG238 Wire-Bond Chip-Scale BGA Package Specifications for Artix-7 FPGAs: XC7A12T and XC7A25T

---

**NOTES:**

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE
3. CONFORMS TO JEDEC MO-275
4. ACTUAL SOLDER BALL COUNT IS 238
CS/CSG324 and CS/CSG325 (Artix-7 FPGAs) Wire-Bond Chip-Scale BGA (0.8 mm Pitch)

Figure 4-9: CS/CSG324 and CS/CSG325 Wire-Bond Chip-Scale BGA Package Specifications for Artix-7 FPGAs
FT/FTG256 (Artix-7 FPGAs) Wire-Bond Fine-Pitch Thin BGA (1.0 mm Pitch)

**BOTTOM VIEW**

**TOP VIEW**

SEATING PLANE

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>MIN.</td>
</tr>
<tr>
<td></td>
<td>1.40</td>
</tr>
<tr>
<td>A1</td>
<td>0.30</td>
</tr>
<tr>
<td>D</td>
<td>17.00 BSC</td>
</tr>
<tr>
<td>E</td>
<td>15.00 REF</td>
</tr>
<tr>
<td>φd</td>
<td>0.40</td>
</tr>
<tr>
<td>aaaa</td>
<td></td>
</tr>
<tr>
<td>cccc</td>
<td></td>
</tr>
<tr>
<td>dddd</td>
<td></td>
</tr>
<tr>
<td>eee</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>16</td>
</tr>
</tbody>
</table>

**NOTES:**

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL ‘M’ IS THE BALL MATRIX SIZE.
3. CONFORMS TO JEDEC MS-034 AAF-1 EXCEPT FOR THE SOLDER BALL SIZE.

Figure 4-10: FT/FTG256 Wire-Bond Fine-Pitch Thin BGA Package Specifications for Artix-7 FPGAs
SB484, SBG484, and SBV484 (Artix-7 FPGAs)
Flip-Chip Lidless BGA (0.8 mm Pitch)

Figure 4-11: SB484, SBG484, and SBV484 Flip-Chip Lidless BGA Package Specifications for Artix-7 FPGAs

NOTES:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5-M-1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MO-275-PPA2 EXCEPT DIM "A"
Chapter 4: Mechanical Drawings

FB484, FBG484, and FBV484 (Artix-7 FPGAs)
Flip-Chip Lidless BGA (1.0 mm Pitch)

Figure 4-12: FB484, FBG484, and FBV484 Flip-Chip Lidless BGA Package Specifications for Artix-7 FPGAs

NOTES:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS-034
Figure 4-13: XC7A200T FB484, FBG484, and FBV484 Die Dimensions
**FB676, FBG676, and FBV676 (Artix-7 FPGAs)**

Flip-Chip Lidless BGA (1.0 mm Pitch)

---

### Figure 4-14: FB676, FBG676, and FBV676 Flip-Chip Lidless BGA Package Specifications for Artix-7 FPGAs

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>2.14</td>
<td>2.34</td>
</tr>
<tr>
<td>A1</td>
<td>0.40</td>
<td>0.50</td>
</tr>
<tr>
<td>A2</td>
<td>0.88</td>
<td>0.98</td>
</tr>
<tr>
<td>D/E</td>
<td>27.00</td>
<td>BASIC</td>
</tr>
<tr>
<td>G/E</td>
<td>25.00</td>
<td>REF</td>
</tr>
<tr>
<td>øb</td>
<td>0.50</td>
<td>0.60</td>
</tr>
<tr>
<td>aaaa</td>
<td>0.05</td>
<td>0.10</td>
</tr>
<tr>
<td>cccc</td>
<td>0.10</td>
<td>0.15</td>
</tr>
<tr>
<td>dddd</td>
<td>0.15</td>
<td>0.20</td>
</tr>
<tr>
<td>eeee</td>
<td>0.20</td>
<td>0.25</td>
</tr>
<tr>
<td>M</td>
<td>26</td>
<td></td>
</tr>
</tbody>
</table>

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL ‘M’ IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS-034

---

**Chapter 4: Mechanical Drawings**

Xilinx®
Figure 4-15:  XC7A200T FB676, FBG676, and FBV676 Die Dimensions
Chapter 4: Mechanical Drawings

FG484 and FGG484 (Artix-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch)

Figure 4-16: FG484 and FGG484 Wire-bond Fine-Pitch BGA Package Specification for Artix-7 FPGAs
FG676 and FGG676 (Artix-7 FPGAs) Wire-Bond Fine-Pitch BGA (1.0 mm Pitch)

Figure 4-17: FG676 and FGG676 Wire-bond Fine-Pitch BGA Package Specification for Artix-7 FPGAs
Chapter 4: Mechanical Drawings

FF1156, FFG1156, and FFV1156 (Artix-7 FPGAs)
Flip-Chip BGA (1.0 mm Pitch)

Figure 4-18: FF1156, FFG1156, and FFV1156 Flip-Chip BGA Package Specification for Artix-7 FPGAs

NOTES:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL "M" IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS-034-AAR-1
4. ACTUAL SOLDER BALL COUNT = 1156
5. THIS PACKAGE IS USED FOR ARTIX®-7 FPGAS
   REFER TO PK384 FOR THE MECHANICAL DRAWING OF
   FF1156 PACKAGE USED FOR VIRTEX®-5 FPGAS
   AND PK401 FOR VIRTEX®-6 FPGAS
RB484 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA (1.0 mm Pitch)

**Figure 4-19:** RB484 Ruggedized Flip-Chip BGA Package Specifications for Artix-7 FPGAs

### Notes:
1. All dimensions and tolerances conform to ANSI Y14.5M-1994
2. Symbol ‘W’ is the ball matrix size
3. Conforms to JEDEC MS-034
RS484 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA (0.8 mm Pitch)

**Figure 4-20:** RS484 Ruggedized Flip-Chip BGA Package Specifications for Artix-7 FPGAs
RB676 (Artix-7 FPGAs) Ruggedized Flip-Chip BGA (1.0 mm Pitch)

Figure 4-21: RB676 Ruggedized Flip-Chip BGA Package Specifications for Artix-7 FPGAs
FB484, FBG484, and FBV484 (Kintex-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch)

**Figure 4-22**: FB484, FBG484, and FBV484 Flip-Chip Lidless BGA Package Specifications for Kintex-7 FPGAs
Figure 4-23: XC7K70T FB484, FBG484, and FBV484 Die Dimensions with Capacitor Locations
Figure 4-24: **XC7K160T FB484, FBG484, and FBV484 Die Dimensions with Capacitor Locations**
FB676, FBG676, and FBV676 (Kintex-7 FPGAs)
Flip-Chip Lidless BGA (1.0 mm Pitch)

Figure 4-25: FB676, FBG676, and FBV676 Flip-Chip Lidless BGA Package Specifications for Kintex-7 FPGAs

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS-034
4. SEE FOLLOWING PAGES FOR SPECIFIC DIE SIZE AND CHIP CAPACITOR LOCATION
Chapter 4: Mechanical Drawings

Figure 4-26: XC7K70T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations
Figure 4-27:  XC7K160T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations
Figure 4-28: XC7K325T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations
Figure 4-29: XC7K410T FB676, FBG676, and FBV676 Die Dimensions with Capacitor Locations
Chapter 4: Mechanical Drawings

FB900, FBG900, and FBV900 (Kintex-7 FPGAs) Flip-Chip Lidless BGA (1.0 mm Pitch)

**Figure 4-30:** FB900, FBG900, and FBV900 Flip-Chip Lidless BGA Package Specifications for Kintex-7 FPGAs

**NOTES:**
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL ‘M’ IS THE BALL MATRIX SIZE
3. SEE NEXT PAGE FOR CAPACITOR LOCATION
4. CONFORMS TO JEDEC MS-034 (DEPOPULATED)
Figure 4-31: XC7K325T FB900, FBG900, and FBV900 Die Dimensions with Capacitor Locations
Figure 4-32: XC7K410T FB900, FBG900, and FBV900 Die Dimensions with Capacitor Locations
Chapter 4: Mechanical Drawings

FF676, FFG676, and FFV676 (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch)

Figure 4-33: FF676, FFG676, and FFV676 Flip-Chip BGA Package Specifications for Kintex-7 FPGAs

NOTES:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE.
3. CONFORMS TO JEDEC MS-034-AAL-1
**FF900 and FFG900 (XC7K325T and XC7K410T) Flip-Chip BGA (1.0 mm Pitch) with Stamped Lid**

**Figure 4-34: FF900 and FFG900 (XC7K325T and XC7K410T) Flip-Chip BGA Package Specifications**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>2.95</td>
<td></td>
</tr>
<tr>
<td>A_1</td>
<td>0.40</td>
<td></td>
</tr>
<tr>
<td>A_2</td>
<td>2.55</td>
<td></td>
</tr>
<tr>
<td>D/E</td>
<td>31.00 BASIC</td>
<td></td>
</tr>
<tr>
<td>D_yE_z</td>
<td>29.00 REF</td>
<td></td>
</tr>
<tr>
<td>e</td>
<td>1.00 BASIC</td>
<td></td>
</tr>
<tr>
<td>φ_b</td>
<td>0.50</td>
<td></td>
</tr>
<tr>
<td>c_c_c</td>
<td>0.35</td>
<td></td>
</tr>
<tr>
<td>d_d_d</td>
<td>0.30</td>
<td></td>
</tr>
<tr>
<td>e_e_e</td>
<td>0.10</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>30.0</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL ‘M’ IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS-034–AAN-1
4. ACTUAL SOLDER BALL COUNT = 900
Figure 4-35: FF900, FFG900, FFV900, FF901, FFG901, and FFV901 Flip-Chip BGA Package Specifications for Kintex-7 FPGAs
FF1156 and FFG1156 (XC7K420T and XC7K480T) Flip-Chip BGA (1.0 mm Pitch) with Stamped Lid

Figure 4-36: FF1156 and FFG1156 (XC7K420T and XC7K480T) Flip-Chip BGA Package Specification
FF1156, FFG1156, and FFV1156 (Kintex-7 FPGAs)
Flip-Chip BGA (1.0 mm Pitch)

**Figure 4-37:** FF1156, FFG1156, and FFV1156 Flip-Chip BGA Package Specification for Kintex-7 FPGAs
### RF676 (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch)

#### Figure 4-38: RF676 Flip-Chip BGA Package Specifications for Kintex-7 FPGAs

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>2.97 3.17</td>
<td>3.37</td>
</tr>
<tr>
<td>A₁</td>
<td>0.40 0.50</td>
<td>0.60</td>
</tr>
<tr>
<td>A₂</td>
<td>2.57 2.67</td>
<td>2.77</td>
</tr>
<tr>
<td>B-E</td>
<td>27.00</td>
<td>BASIC</td>
</tr>
<tr>
<td>D-E</td>
<td>25.00</td>
<td>REF</td>
</tr>
<tr>
<td>G</td>
<td>1.00</td>
<td>BASIC</td>
</tr>
<tr>
<td>φb</td>
<td>0.50 0.60</td>
<td>0.70</td>
</tr>
<tr>
<td>aaa</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>ccc</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>oldd</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>eee</td>
<td>0.10</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>26</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS-034

---

---

---
RF900 (Kintex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch)

**Figure 4-39:** RF900 Flip-Chip BGA Package Specifications for Kintex-7 FPGAs
Chapter 4: Mechanical Drawings

FF1157, FFG1157, FFV1157, FF1158, FFG1158, and FFV1158 (Virtex-7 FPGAs)
Flip-Chip BGA (1.0 mm Pitch)

Figure 4-40: FF1157, FFG1157, FFV1157, FF1158, FFG1158, and FFV1158
Flip-Chip BGA Package Specification for Virtex-7 FPGAs

NOTES:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1994
2. SYMBOL ‘M’ IS THE BALL MATRIX SIZE.
3. CONFORMS TO JEDEC MS-034--AAR-1
4. ACTUAL SOLDER BALL COUNT = 1156
5. 4 CORNER POST WILL BE USED ONLY FOR THE XC7VX690T DEVICES
### FF1761 and FFG1761 (Virtex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch)

#### Figure 4-41:
**FF1761 and FFG1761 Flip-Chip BGA Package Specification for Virtex-7 FPGAs**

#### Table:

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIN.</td>
<td>NOM.</td>
<td>MAX.</td>
</tr>
<tr>
<td>A</td>
<td>3.10</td>
<td>3.50</td>
</tr>
<tr>
<td>A₁</td>
<td>0.40</td>
<td>0.60</td>
</tr>
<tr>
<td>A₂</td>
<td>2.70</td>
<td>2.90</td>
</tr>
</tbody>
</table>

#### Notes:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS-034-AAV-1 (DEPOPULATED)
4. ACTUAL SOLDER BALL COUNT = 1760

---

**See diagram for detailed dimensions and tolerances.**
**FFV1761 (Virtex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch)**

**TOP VIEW**

**BOTTOM VIEW**

**SEATING PLANE**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>3.37</td>
<td></td>
</tr>
<tr>
<td>A₁</td>
<td>0.40</td>
<td></td>
</tr>
<tr>
<td>A₂</td>
<td>2.87</td>
<td></td>
</tr>
<tr>
<td>B/E</td>
<td>42.50 BASIC</td>
<td></td>
</tr>
<tr>
<td>B/F</td>
<td>41.00 BASIC</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>1.00 BASIC</td>
<td></td>
</tr>
<tr>
<td>øb</td>
<td>0.50</td>
<td></td>
</tr>
<tr>
<td>øaa</td>
<td>0.60</td>
<td></td>
</tr>
<tr>
<td>øbbb</td>
<td>0.70</td>
<td></td>
</tr>
<tr>
<td>ødd</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>øeee</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>42</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS-034-AAV-1 (DEPOPULATED)
4. ACTUAL SOLDER BALL COUNT = 1760

Figure 4-42: FFV1761 Flip-Chip BGA Package Specification for Virtex-7 FPGAs
FH1761 and FHG1761 (Virtex-7 T FPGAs) Flip-Chip BGA (1.0 mm Pitch)

Figure 4-43: FH1761 and FHG1761 Flip-Chip BGA Package Specification for Virtex-7 T FPGAs

Notes:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS-034-AAV-1 (DEPOPULATED)
4. ACTUAL SOLDER BALL COUNT = 1760
Figure 4-44: FF1926, FFG1926, FF1927, FFG1927, FFV1927, FF1928, FFG1928, FF1930, and FFG1930 (Virtex-7 XT FPGAs) Flip-Chip BGA (1.0 mm Pitch)
FL1925, FLG1925, FL1926, FLG1926, FL1928, FLG1928, and FL1930, FLG1930 (Virtex-7 FPGAs) Flip-Chip BGA (1.0 mm Pitch)

Figure 4-45: FL1925, FLG1925, FL1926, FLG1926, FL1928, FLG1928, and FL1930, FLG1930 Flip-Chip BGA Package Specification for Virtex-7 FPGAs

Notes:
1. All dimensions and tolerances conform to ASME Y14.5M-1994
2. Symbol "M" is the pin matrix size.
3. Actual solder ball count = 1924
RF1157 and RF1158 Flip-Chip BGA (Virtex-7 FPGAs) (1.0 mm Pitch)

Figure 4-46: RF1157 and RF1158 Flip-Chip BGA Package Specifications for Virtex-7 FPGAs

NOTES:
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAR–1
4. ACTUAL SOLDER BALL COUNT = 1156
RF1761 Flip-Chip BGA (Virtex-7 FPGAs) (1.0 mm Pitch)

Figure 4-47: RF1761 Flip-Chip BGA Package Specifications for Virtex-7 FPGAs

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL “M” IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS-034-AAV-1 (DEPOPULATED)
4. ACTUAL SOLDER BALL COUNT = 1760

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETERS</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>3.82 4.02 4.22</td>
<td></td>
</tr>
<tr>
<td>A2</td>
<td>0.40 0.50 0.60</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>3.32 3.52 3.72</td>
<td></td>
</tr>
<tr>
<td>D+E</td>
<td>42.50 BASIC</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>41.00 REF</td>
<td></td>
</tr>
<tr>
<td>S</td>
<td>1.00 BASIC</td>
<td></td>
</tr>
<tr>
<td>wb</td>
<td>0.50 0.60 0.70</td>
<td></td>
</tr>
<tr>
<td>haaa</td>
<td>0.20</td>
<td></td>
</tr>
<tr>
<td>lbbb</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>dddl</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>eeee</td>
<td>0.10</td>
<td></td>
</tr>
<tr>
<td>M</td>
<td>42 2</td>
<td></td>
</tr>
</tbody>
</table>
RF1930 Flip-Chip BGA (Virtex-7 FPGAs) (1.0 mm Pitch)

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. ACTUAL SOLDER BALL COUNT = 1924
4. CONFORMS TO JEDEC MS-034-AAW-1 (DEPOPULATED)

Figure 4-48: RF1930 Flip-Chip BGA Package Specifications for Virtex-7 FPGAs
Chapter 5

Thermal Specifications

Introduction

Most 7 series FPGAs are offered in thermally efficient flip-chip BGA packages. These 0.5 mm, 0.8 mm, and 1.0 mm flip-chip packages range in pin-count from the smaller 8 x 8 mm CPGA196 to the 45 x 45 mm FFG1930. This suite of packages is used to address the various power requirements of the 7 series devices. All 7 series devices are implemented in the 28 nm process technology (that is Artix®-7, Kintex®-7, Spartan®-7, and Virtex®-7 FPGAs).

Unlike features in an ASIC or a microprocessor, the combination of FPGA features used in a user application are not known to the component supplier. Therefore, it remains a challenge for Xilinx to predict the power requirements of a given FPGA when it leaves the factory. Accurate estimates are obtained when the board design takes shape. For this purpose, Xilinx offers and supports a suite of integrated device power analysis tools to help users quickly and accurately estimate their design power requirements. 7 series devices are supported similarly to previous FPGA products. The uncertainty of design power requirements makes it difficult to apply canned thermal solutions to fit all users. Therefore, Xilinx devices do not come with preset thermal solutions. The user’s operating conditions dictate the appropriate solution.

Thermal Resistance Data

Table 5-1 shows the thermal resistance data for 7 series devices (grouped in the packages offered). The data includes junction-to-ambient in still air, junction-to-case, and junction-to-board data based on standard JEDEC four-layer measurements.

Note: The data in Table 5-1 is for device/package comparison purposes only. Do not apply directly to your system design. Attempts to recreate this data are only valid using the transient 2-phase measurement techniques outlined in JESD51-14.

The thermal data query for all available devices by package is available on the Xilinx website:

www.xilinx.com/cgi-bin/thermal/thermal.pl
### Table 5-1: Thermal Resistance Data—All Devices

<table>
<thead>
<tr>
<th>Package</th>
<th>Package Body Size</th>
<th>Devices</th>
<th>$\theta_{JB}$ (°C/W)</th>
<th>$\theta_{JA}$ (°C/W)</th>
<th>$\theta_{JC}$ (°C/W)</th>
<th>$\theta_{JA\text{-Effective}}$ (°C/W)(^{(1)})</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>@250 LFM</td>
</tr>
<tr>
<td>Spartan-7 FPGAs</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPAIA196</td>
<td>8 x 8</td>
<td>XC7S6</td>
<td>15.1</td>
<td>35.0</td>
<td>8.46</td>
<td>30.1</td>
</tr>
<tr>
<td>CPAIA196</td>
<td>8 x 8</td>
<td>XA7S6</td>
<td>15.1</td>
<td>35.0</td>
<td>8.46</td>
<td>30.1</td>
</tr>
<tr>
<td>CPAIA196</td>
<td>8 x 8</td>
<td>XC7S15</td>
<td>15.1</td>
<td>35.0</td>
<td>8.46</td>
<td>30.1</td>
</tr>
<tr>
<td>CPAIA196</td>
<td>8 x 8</td>
<td>XA7S15</td>
<td>15.1</td>
<td>35.0</td>
<td>8.46</td>
<td>30.1</td>
</tr>
<tr>
<td>CSA225</td>
<td>13 x 13</td>
<td>XC7S6</td>
<td>17.4</td>
<td>32.2</td>
<td>10.6</td>
<td>26.7</td>
</tr>
<tr>
<td>CSA225</td>
<td>13 x 13</td>
<td>XA7S6</td>
<td>17.4</td>
<td>32.2</td>
<td>10.6</td>
<td>26.7</td>
</tr>
<tr>
<td>CSA225</td>
<td>13 x 13</td>
<td>XC7S15</td>
<td>17.4</td>
<td>32.2</td>
<td>10.6</td>
<td>26.7</td>
</tr>
<tr>
<td>CSA225</td>
<td>13 x 13</td>
<td>XA7S15</td>
<td>17.4</td>
<td>32.2</td>
<td>10.6</td>
<td>26.7</td>
</tr>
<tr>
<td>CSA324</td>
<td>15 x 15</td>
<td>XC7S25</td>
<td>9.4</td>
<td>22.1</td>
<td>5.65</td>
<td>18.1</td>
</tr>
<tr>
<td>CSA324</td>
<td>15 x 15</td>
<td>XA7S25</td>
<td>9.4</td>
<td>22.1</td>
<td>5.65</td>
<td>18.1</td>
</tr>
<tr>
<td>CSA324</td>
<td>15 x 15</td>
<td>XC7S50</td>
<td>7.6</td>
<td>20.1</td>
<td>4.47</td>
<td>15.9</td>
</tr>
<tr>
<td>CSA324</td>
<td>15 x 15</td>
<td>XA7S50</td>
<td>7.6</td>
<td>20.1</td>
<td>4.47</td>
<td>15.9</td>
</tr>
<tr>
<td>FTG8196</td>
<td>15 x 15</td>
<td>XC7S6</td>
<td>13.7</td>
<td>27.8</td>
<td>8.9</td>
<td>22.5</td>
</tr>
<tr>
<td>FTG8196</td>
<td>15 x 15</td>
<td>XA7S6</td>
<td>13.7</td>
<td>27.8</td>
<td>8.9</td>
<td>22.5</td>
</tr>
<tr>
<td>FTG8196</td>
<td>15 x 15</td>
<td>XC7S15</td>
<td>13.7</td>
<td>27.8</td>
<td>8.9</td>
<td>22.5</td>
</tr>
<tr>
<td>FTG8196</td>
<td>15 x 15</td>
<td>XA7S15</td>
<td>13.7</td>
<td>27.8</td>
<td>8.9</td>
<td>22.5</td>
</tr>
<tr>
<td>FTG8196</td>
<td>15 x 15</td>
<td>XC7S25</td>
<td>12.5</td>
<td>26.2</td>
<td>7.1</td>
<td>20.9</td>
</tr>
<tr>
<td>FTG8196</td>
<td>15 x 15</td>
<td>XA7S25</td>
<td>12.5</td>
<td>26.2</td>
<td>7.1</td>
<td>20.9</td>
</tr>
<tr>
<td>FGGA484</td>
<td>23 x 23</td>
<td>XC7S50</td>
<td>9.2</td>
<td>17.9</td>
<td>5.85</td>
<td>13.8</td>
</tr>
<tr>
<td>FGGA484</td>
<td>23 x 23</td>
<td>XA7S50</td>
<td>9.2</td>
<td>17.9</td>
<td>5.85</td>
<td>13.8</td>
</tr>
<tr>
<td>FGGA484</td>
<td>23 x 23</td>
<td>XC7S75</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
</tr>
<tr>
<td>FGGA484</td>
<td>23 x 23</td>
<td>XA7S75</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
</tr>
<tr>
<td>FGGA484</td>
<td>23 x 23</td>
<td>XC7S100</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
</tr>
<tr>
<td>FGGA484</td>
<td>23 x 23</td>
<td>XA7S100</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
</tr>
<tr>
<td>FGGA676</td>
<td>27 x 27</td>
<td>XC7S50</td>
<td>6.8</td>
<td>15.0</td>
<td>3.71</td>
<td>11.2</td>
</tr>
<tr>
<td>FGGA676</td>
<td>27 x 27</td>
<td>XA7S50</td>
<td>6.8</td>
<td>15.0</td>
<td>3.71</td>
<td>11.2</td>
</tr>
<tr>
<td>FGGA676</td>
<td>27 x 27</td>
<td>XC7S100</td>
<td>6.8</td>
<td>15.0</td>
<td>3.71</td>
<td>11.2</td>
</tr>
<tr>
<td>FGGA676</td>
<td>27 x 27</td>
<td>XA7S100</td>
<td>6.8</td>
<td>15.0</td>
<td>3.71</td>
<td>11.2</td>
</tr>
</tbody>
</table>
### Table 5-1: Thermal Resistance Data—All Devices (Cont’d)

<table>
<thead>
<tr>
<th>Package</th>
<th>Package Body Size</th>
<th>Devices</th>
<th>(\theta_{JB}) (°C/W)</th>
<th>(\theta_{JA}) (°C/W)</th>
<th>(\theta_{JC}) (°C/W)</th>
<th>(\theta_{JA}\text{-Effective}) (°C/W) (1) @250 LFM</th>
<th>@500 LFM</th>
<th>@750 LFM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix-7 FPGAs</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CP/CPG236</td>
<td>10 x 10</td>
<td>XC7A15T</td>
<td>7.9</td>
<td>24.8</td>
<td>5.29</td>
<td>20.3</td>
<td>18.9</td>
<td>18.0</td>
</tr>
<tr>
<td>CPG236</td>
<td>10 x 10</td>
<td>XC7A15T</td>
<td>7.9</td>
<td>24.8</td>
<td>5.29</td>
<td>20.3</td>
<td>18.9</td>
<td>18.0</td>
</tr>
<tr>
<td>CP/CPG236</td>
<td>10 x 10</td>
<td>XC7A35T</td>
<td>7.9</td>
<td>24.8</td>
<td>5.29</td>
<td>20.3</td>
<td>18.9</td>
<td>18.0</td>
</tr>
<tr>
<td>CPG236</td>
<td>10 x 10</td>
<td>XC7A35T</td>
<td>7.9</td>
<td>24.8</td>
<td>5.29</td>
<td>20.3</td>
<td>18.9</td>
<td>18.0</td>
</tr>
<tr>
<td>CP/CPG236</td>
<td>10 x 10</td>
<td>XC7A50T</td>
<td>7.9</td>
<td>24.8</td>
<td>5.29</td>
<td>20.3</td>
<td>18.9</td>
<td>18.0</td>
</tr>
<tr>
<td>CPG236</td>
<td>10 x 10</td>
<td>XC7A50T</td>
<td>7.9</td>
<td>24.8</td>
<td>5.29</td>
<td>20.3</td>
<td>18.9</td>
<td>18.0</td>
</tr>
<tr>
<td>CPG238</td>
<td>10 x 10</td>
<td>XC7A12T</td>
<td>8.5</td>
<td>8.42</td>
<td>25.4</td>
<td>20.9</td>
<td>19.5</td>
<td>18.8</td>
</tr>
<tr>
<td>CPG238</td>
<td>10 x 10</td>
<td>XC7A12T</td>
<td>8.5</td>
<td>8.42</td>
<td>25.4</td>
<td>20.9</td>
<td>19.5</td>
<td>18.8</td>
</tr>
<tr>
<td>CS/CSG324</td>
<td>15 x 15</td>
<td>XC7A15T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.03</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CSG324</td>
<td>15 x 15</td>
<td>XC7A15T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.03</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CS/CSG324</td>
<td>15 x 15</td>
<td>XC7A35T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.03</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CSG324</td>
<td>15 x 15</td>
<td>XC7A35T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.03</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CS/CSG324</td>
<td>15 x 15</td>
<td>XC7A50T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.03</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CSG324</td>
<td>15 x 15</td>
<td>XC7A50T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.03</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CS/CSG324</td>
<td>15 x 15</td>
<td>XC7A75T</td>
<td>5.7</td>
<td>18.2</td>
<td>3.25</td>
<td>14.1</td>
<td>13.0</td>
<td>12.3</td>
</tr>
<tr>
<td>CSG324</td>
<td>15 x 15</td>
<td>XC7A75T</td>
<td>5.7</td>
<td>18.2</td>
<td>3.25</td>
<td>14.1</td>
<td>13.0</td>
<td>12.3</td>
</tr>
<tr>
<td>CS/CSG324</td>
<td>15 x 15</td>
<td>XC7A100T</td>
<td>5.7</td>
<td>18.2</td>
<td>3.25</td>
<td>14.1</td>
<td>13.0</td>
<td>12.3</td>
</tr>
<tr>
<td>CSG324</td>
<td>15 x 15</td>
<td>XC7A100T</td>
<td>5.7</td>
<td>18.2</td>
<td>3.25</td>
<td>14.1</td>
<td>13.0</td>
<td>12.3</td>
</tr>
<tr>
<td>CS/CSG324</td>
<td>15 x 15</td>
<td>XC7A100T</td>
<td>5.7</td>
<td>18.2</td>
<td>3.25</td>
<td>14.1</td>
<td>13.0</td>
<td>12.3</td>
</tr>
<tr>
<td>CSG325</td>
<td>15 x 15</td>
<td>XC7A12T</td>
<td>9.4</td>
<td>22.1</td>
<td>5.65</td>
<td>18.1</td>
<td>16.7</td>
<td>16.2</td>
</tr>
<tr>
<td>CSG325</td>
<td>15 x 15</td>
<td>XC7A12T</td>
<td>9.4</td>
<td>22.1</td>
<td>5.65</td>
<td>18.1</td>
<td>16.7</td>
<td>16.2</td>
</tr>
<tr>
<td>CS/CSG325</td>
<td>15 x 15</td>
<td>XC7A15T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.05</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CSG325</td>
<td>15 x 15</td>
<td>XC7A15T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.05</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CS/CSG325</td>
<td>15 x 15</td>
<td>XC7A25T</td>
<td>9.4</td>
<td>22.1</td>
<td>5.65</td>
<td>18.1</td>
<td>16.7</td>
<td>16.2</td>
</tr>
<tr>
<td>CSG325</td>
<td>15 x 15</td>
<td>XC7A25T</td>
<td>9.4</td>
<td>22.1</td>
<td>5.65</td>
<td>18.1</td>
<td>16.7</td>
<td>16.2</td>
</tr>
<tr>
<td>CS/CSG325</td>
<td>15 x 15</td>
<td>XC7A35T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.05</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CSG325</td>
<td>15 x 15</td>
<td>XC7A35T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.05</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CS/CSG325</td>
<td>15 x 15</td>
<td>XC7A50T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.05</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CSG325</td>
<td>15 x 15</td>
<td>XC7A50T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.05</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CS/CSG325</td>
<td>15 x 15</td>
<td>XQ7A50T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.05</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
<tr>
<td>CS/CSG325</td>
<td>15 x 15</td>
<td>XQ7A50T</td>
<td>6.9</td>
<td>19.6</td>
<td>4.05</td>
<td>15.4</td>
<td>14.3</td>
<td>13.6</td>
</tr>
</tbody>
</table>
Table 5-1: Thermal Resistance Data—All Devices (Cont’d)

<table>
<thead>
<tr>
<th>Package</th>
<th>Package Body Size</th>
<th>Devices</th>
<th>θ_{JB} (°C/W)</th>
<th>θ_{JA} (°C/W)</th>
<th>θ_{JC} (°C/W)</th>
<th>θ_{JA-Effective (°C/W)}</th>
<th>@250 LFM</th>
<th>@500 LFM</th>
<th>@750 LFM</th>
</tr>
</thead>
<tbody>
<tr>
<td>FT/FTG256</td>
<td>17 x 17</td>
<td>XC7A15T</td>
<td>8.4</td>
<td>19.8</td>
<td>4.24</td>
<td>15.6</td>
<td>14.4</td>
<td>13.7</td>
<td></td>
</tr>
<tr>
<td>FT/FTG256</td>
<td>17 x 17</td>
<td>XC7A35T</td>
<td>8.4</td>
<td>19.8</td>
<td>4.24</td>
<td>15.6</td>
<td>14.4</td>
<td>13.7</td>
<td></td>
</tr>
<tr>
<td>FT/FTG256</td>
<td>17 x 17</td>
<td>XC7A50T</td>
<td>8.4</td>
<td>19.8</td>
<td>4.24</td>
<td>15.6</td>
<td>14.4</td>
<td>13.7</td>
<td></td>
</tr>
<tr>
<td>FT/FTG256</td>
<td>17 x 17</td>
<td>XC7A75T</td>
<td>6.9</td>
<td>18.2</td>
<td>3.34</td>
<td>14.1</td>
<td>12.9</td>
<td>12.2</td>
<td></td>
</tr>
<tr>
<td>FT/FTG256</td>
<td>17 x 17</td>
<td>XC7A100T</td>
<td>6.9</td>
<td>18.2</td>
<td>3.34</td>
<td>14.1</td>
<td>12.9</td>
<td>12.2</td>
<td></td>
</tr>
<tr>
<td>SB/SBG/SBV484</td>
<td>19 x 19</td>
<td>XC7A200T</td>
<td>5.0</td>
<td>14.8</td>
<td>0.08</td>
<td>10.9</td>
<td>9.8</td>
<td>9.2</td>
<td></td>
</tr>
<tr>
<td>RS484</td>
<td>19 x 19</td>
<td>XQ7A200T</td>
<td>4.7</td>
<td>14.2</td>
<td>0.33</td>
<td>9.9</td>
<td>8.7</td>
<td>8.0</td>
<td></td>
</tr>
<tr>
<td>FB/FBG/FBV484</td>
<td>23 x 23</td>
<td>XC7A200T</td>
<td>4.8</td>
<td>13.9</td>
<td>0.08</td>
<td>9.9</td>
<td>8.9</td>
<td>8.3</td>
<td></td>
</tr>
<tr>
<td>FG/FGG484</td>
<td>23 x 23</td>
<td>XC7A15T</td>
<td>8.7</td>
<td>17.7</td>
<td>4.89</td>
<td>13.6</td>
<td>12.6</td>
<td>12.1</td>
<td></td>
</tr>
<tr>
<td>FG/FGG484</td>
<td>23 x 23</td>
<td>XC7A35T</td>
<td>8.7</td>
<td>17.7</td>
<td>4.89</td>
<td>13.6</td>
<td>12.6</td>
<td>12.1</td>
<td></td>
</tr>
<tr>
<td>FG/FGG484</td>
<td>23 x 23</td>
<td>XC7A50T</td>
<td>8.7</td>
<td>17.7</td>
<td>4.89</td>
<td>13.6</td>
<td>12.6</td>
<td>12.1</td>
<td></td>
</tr>
<tr>
<td>FG/FGG484</td>
<td>23 x 23</td>
<td>XQ7A50T</td>
<td>9.1</td>
<td>18.1</td>
<td>5.42</td>
<td>14.1</td>
<td>13.0</td>
<td>12.5</td>
<td></td>
</tr>
<tr>
<td>FG/FGG484</td>
<td>23 x 23</td>
<td>XC7A100T</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
<td>11.0</td>
<td>10.4</td>
<td></td>
</tr>
<tr>
<td>FGG484</td>
<td>23 x 23</td>
<td>XC7A75T</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
<td>11.0</td>
<td>10.4</td>
<td></td>
</tr>
<tr>
<td>FG/FGG484</td>
<td>23 x 23</td>
<td>XA7A75T</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
<td>11.0</td>
<td>10.4</td>
<td></td>
</tr>
<tr>
<td>FG/FGG484</td>
<td>23 x 23</td>
<td>XC7A100T</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
<td>11.0</td>
<td>10.4</td>
<td></td>
</tr>
<tr>
<td>FG/FGG484</td>
<td>23 x 23</td>
<td>XA7A100T</td>
<td>6.8</td>
<td>15.8</td>
<td>3.85</td>
<td>12.1</td>
<td>11.0</td>
<td>10.4</td>
<td></td>
</tr>
<tr>
<td>RB484</td>
<td>23 x 23</td>
<td>XQ7A200T</td>
<td>4.0</td>
<td>12.5</td>
<td>0.26</td>
<td>8.3</td>
<td>7.2</td>
<td>6.7</td>
<td></td>
</tr>
<tr>
<td>FB/FBG/FBV676</td>
<td>27 x 27</td>
<td>XC7A200T</td>
<td>4.7</td>
<td>13.0</td>
<td>0.08</td>
<td>9.2</td>
<td>8.2</td>
<td>7.7</td>
<td></td>
</tr>
<tr>
<td>FG/FGG676</td>
<td>27 x 27</td>
<td>XC7A15T</td>
<td>6.8</td>
<td>15.0</td>
<td>3.71</td>
<td>11.2</td>
<td>10.2</td>
<td>9.7</td>
<td></td>
</tr>
<tr>
<td>FG/FGG676</td>
<td>27 x 27</td>
<td>XA7A100T</td>
<td>6.8</td>
<td>15.0</td>
<td>3.71</td>
<td>11.2</td>
<td>10.2</td>
<td>9.7</td>
<td></td>
</tr>
<tr>
<td>RB676</td>
<td>27 x 27</td>
<td>XQ7A200T</td>
<td>3.7</td>
<td>11.4</td>
<td>0.33</td>
<td>7.3</td>
<td>6.2</td>
<td>5.6</td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV1156</td>
<td>35 x 35</td>
<td>XC7A200T</td>
<td>2.6</td>
<td>9.3</td>
<td>0.32</td>
<td>6.1</td>
<td>5.2</td>
<td>4.7</td>
<td></td>
</tr>
</tbody>
</table>

Kintex-7 FPGAs

<table>
<thead>
<tr>
<th>Package</th>
<th>Package Body Size</th>
<th>Devices</th>
<th>θ_{JB} (°C/W)</th>
<th>θ_{JA} (°C/W)</th>
<th>θ_{JC} (°C/W)</th>
<th>θ_{JA-Effective (°C/W)}</th>
<th>@250 LFM</th>
<th>@500 LFM</th>
<th>@750 LFM</th>
</tr>
</thead>
<tbody>
<tr>
<td>FB/FBG/ FBV484</td>
<td>23 x 23</td>
<td>XC7K70T</td>
<td>6.8</td>
<td>16.4</td>
<td>0.13</td>
<td>11.7</td>
<td>10.7</td>
<td>10.1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K160T</td>
<td>5.3</td>
<td>14.6</td>
<td>0.10</td>
<td>10.5</td>
<td>9.5</td>
<td>8.9</td>
<td></td>
</tr>
<tr>
<td>FB/FBG/ FBV676</td>
<td>27 x 27</td>
<td>XC7K70T</td>
<td>6.7</td>
<td>15.7</td>
<td>0.13</td>
<td>11.8</td>
<td>10.8</td>
<td>10.2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K160T</td>
<td>5.2</td>
<td>14.0</td>
<td>0.10</td>
<td>9.8</td>
<td>8.8</td>
<td>8.3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K325T</td>
<td>4.2</td>
<td>12.9</td>
<td>0.06</td>
<td>8.9</td>
<td>8.0</td>
<td>7.5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K410T</td>
<td>3.7</td>
<td>12.2</td>
<td>0.05</td>
<td>8.6</td>
<td>7.6</td>
<td>7.1</td>
<td></td>
</tr>
<tr>
<td>FB/FFG/FFV676</td>
<td>27 x 27</td>
<td>XC7K160T</td>
<td>4.0</td>
<td>11.7</td>
<td>0.41</td>
<td>7.5</td>
<td>6.4</td>
<td>5.8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K325T</td>
<td>3.5</td>
<td>11.1</td>
<td>0.26</td>
<td>7.3</td>
<td>6.3</td>
<td>5.8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K410T</td>
<td>3.3</td>
<td>10.9</td>
<td>0.20</td>
<td>7.0</td>
<td>6.0</td>
<td>5.5</td>
<td></td>
</tr>
</tbody>
</table>
### Table 5-1: Thermal Resistance Data—All Devices (Cont’d)

<table>
<thead>
<tr>
<th>Package</th>
<th>Package Body Size</th>
<th>Devices</th>
<th>$\theta_{JB}$ (°C/W)</th>
<th>$\theta_{JA}$ (°C/W)</th>
<th>$\theta_{JC}$ (°C/W)</th>
<th>$\theta_{JA}$-Effective (°C/W)</th>
<th>@250 LFM</th>
<th>@500 LFM</th>
<th>@750 LFM</th>
</tr>
</thead>
<tbody>
<tr>
<td>RF676</td>
<td>27 x 27</td>
<td>XQ7K325T</td>
<td>3.5</td>
<td>11.1</td>
<td>0.26</td>
<td>7.3</td>
<td>6.3</td>
<td>5.8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XQ7K410T</td>
<td>3.3</td>
<td>10.9</td>
<td>0.20</td>
<td>7.0</td>
<td>6.0</td>
<td>5.5</td>
<td></td>
</tr>
<tr>
<td>FB/FBG/FBV900</td>
<td>31 x 31</td>
<td>XC7K325T</td>
<td>4.3</td>
<td>12.0</td>
<td>0.06</td>
<td>8.9</td>
<td>7.9</td>
<td>7.3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K410T</td>
<td>3.7</td>
<td>11.4</td>
<td>0.05</td>
<td>8.3</td>
<td>7.3</td>
<td>6.7</td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV900</td>
<td>31 x 31</td>
<td>XC7K325T</td>
<td>2.8</td>
<td>9.7</td>
<td>0.26</td>
<td>6.2</td>
<td>5.4</td>
<td>5.0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K410T</td>
<td>2.6</td>
<td>9.5</td>
<td>0.19</td>
<td>6.0</td>
<td>5.2</td>
<td>4.9</td>
<td></td>
</tr>
<tr>
<td>RF900</td>
<td>31 x 31</td>
<td>XQ7K325T</td>
<td>3.3</td>
<td>10.0</td>
<td>0.26</td>
<td>6.4</td>
<td>5.4</td>
<td>4.9</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XQ7K410T</td>
<td>3.0</td>
<td>9.8</td>
<td>0.20</td>
<td>6.3</td>
<td>5.4</td>
<td>4.9</td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV901</td>
<td>31 x 31</td>
<td>XC7K355T</td>
<td>3.2</td>
<td>10.0</td>
<td>0.23</td>
<td>6.3</td>
<td>5.3</td>
<td>4.8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K420T</td>
<td>2.9</td>
<td>9.6</td>
<td>0.17</td>
<td>6.2</td>
<td>5.3</td>
<td>4.8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K480T</td>
<td>2.9</td>
<td>9.6</td>
<td>0.17</td>
<td>6.2</td>
<td>5.3</td>
<td>4.8</td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV1156</td>
<td>35 x 35</td>
<td>XC7K420T</td>
<td>2.4</td>
<td>8.7</td>
<td>0.17</td>
<td>5.7</td>
<td>4.7</td>
<td>4.3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7K480T</td>
<td>2.4</td>
<td>8.7</td>
<td>0.17</td>
<td>5.7</td>
<td>4.7</td>
<td>4.3</td>
<td></td>
</tr>
<tr>
<td>Virtex-7 T FPGAs</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG1157</td>
<td>35 x 35</td>
<td>XC7V585T</td>
<td>2.3</td>
<td>8.7</td>
<td>0.14</td>
<td>5.6</td>
<td>4.8</td>
<td>4.3</td>
<td></td>
</tr>
<tr>
<td>RF1157</td>
<td>35 x 35</td>
<td>XQ7V585T</td>
<td>2.7</td>
<td>8.9</td>
<td>0.15</td>
<td>5.8</td>
<td>4.8</td>
<td>4.3</td>
<td></td>
</tr>
<tr>
<td>FF/FFG1761</td>
<td>42.5 x 42.5</td>
<td>XC7V585T</td>
<td>2.1</td>
<td>7.6</td>
<td>0.11</td>
<td>4.9</td>
<td>4.1</td>
<td>3.7</td>
<td></td>
</tr>
<tr>
<td>RF1761</td>
<td>42.5 x 42.5</td>
<td>XQ7V585T</td>
<td>2.4</td>
<td>7.8</td>
<td>0.11</td>
<td>4.9</td>
<td>4.0</td>
<td>3.5</td>
<td></td>
</tr>
<tr>
<td>FH/FHG1761</td>
<td>45 x 45</td>
<td>XC7V2000T</td>
<td>2.0</td>
<td>7.0</td>
<td>0.05</td>
<td>4.3</td>
<td>3.5</td>
<td>3.1</td>
<td></td>
</tr>
<tr>
<td>FL/FLG1925</td>
<td>45 x 45</td>
<td>XC7V2000T</td>
<td>1.7</td>
<td>6.9</td>
<td>0.06</td>
<td>4.2</td>
<td>3.4</td>
<td>3.0</td>
<td></td>
</tr>
<tr>
<td>Virtex-7 XT FPGAs</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV1157</td>
<td>35 x 35</td>
<td>XC7VX330T</td>
<td>2.5</td>
<td>8.9</td>
<td>0.19</td>
<td>5.8</td>
<td>4.9</td>
<td>4.5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX415T</td>
<td>2.3</td>
<td>8.8</td>
<td>0.16</td>
<td>5.7</td>
<td>4.8</td>
<td>4.4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX485T</td>
<td>2.3</td>
<td>8.7</td>
<td>0.13</td>
<td>5.6</td>
<td>4.7</td>
<td>4.3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX690T</td>
<td>2.3</td>
<td>8.7</td>
<td>0.09</td>
<td>5.5</td>
<td>4.6</td>
<td>4.1</td>
<td></td>
</tr>
<tr>
<td>RF1157</td>
<td>35 x 35</td>
<td>XQ7VX330T</td>
<td>2.9</td>
<td>9.3</td>
<td>0.19</td>
<td>6.0</td>
<td>5.0</td>
<td>4.4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XQ7VX690T</td>
<td>2.3</td>
<td>8.7</td>
<td>0.09</td>
<td>5.3</td>
<td>4.4</td>
<td>3.9</td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV1158</td>
<td>35 x 35</td>
<td>XC7VX415T</td>
<td>2.3</td>
<td>8.8</td>
<td>0.16</td>
<td>5.7</td>
<td>4.8</td>
<td>4.4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX485T</td>
<td>2.3</td>
<td>8.7</td>
<td>0.13</td>
<td>5.6</td>
<td>4.7</td>
<td>4.3</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX550T</td>
<td>2.3</td>
<td>8.7</td>
<td>0.09</td>
<td>5.5</td>
<td>4.6</td>
<td>4.1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX690T</td>
<td>2.3</td>
<td>8.7</td>
<td>0.09</td>
<td>5.5</td>
<td>4.6</td>
<td>4.1</td>
<td></td>
</tr>
<tr>
<td>RF1158</td>
<td>35 x 35</td>
<td>XQ7VX690T</td>
<td>2.3</td>
<td>8.7</td>
<td>0.09</td>
<td>5.3</td>
<td>4.4</td>
<td>3.9</td>
<td></td>
</tr>
</tbody>
</table>
### Table 5-1: Thermal Resistance Data—All Devices (Cont’d)

<table>
<thead>
<tr>
<th>Package</th>
<th>Package Body Size</th>
<th>Devices</th>
<th>$\theta_{JB}$ (°C/W)</th>
<th>$\theta_{JA}$ (°C/W)</th>
<th>$\theta_{JC}$ (°C/W)</th>
<th>$\theta_{JA}$-Effective (°C/W)$^1$ @250 LFM</th>
<th>@500 LFM</th>
<th>@750 LFM</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF/FFG/FFV1761</td>
<td>42.5 x 42.5</td>
<td>XC7VX330T</td>
<td>2.3</td>
<td>7.8</td>
<td>0.19</td>
<td>5.1</td>
<td>4.3</td>
<td>3.9</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX485T</td>
<td>2.1</td>
<td>7.6</td>
<td>0.13</td>
<td>4.9</td>
<td>4.1</td>
<td>3.6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX690T</td>
<td>1.9</td>
<td>7.5</td>
<td>0.09</td>
<td>4.7</td>
<td>3.9</td>
<td>3.5</td>
</tr>
<tr>
<td>RF1761</td>
<td>42.5 x 42.5</td>
<td>XQ7VX485T</td>
<td>2.3</td>
<td>7.7</td>
<td>0.14</td>
<td>4.8</td>
<td>3.9</td>
<td>3.4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XQ7VX330T</td>
<td>2.7</td>
<td>8.0</td>
<td>0.20</td>
<td>5.0</td>
<td>4.1</td>
<td>3.6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XQ7VX690T</td>
<td>2.1</td>
<td>7.5</td>
<td>0.09</td>
<td>4.7</td>
<td>3.8</td>
<td>3.3</td>
</tr>
<tr>
<td>FF/FFG1926</td>
<td>45 x 45</td>
<td>XC7VX690T</td>
<td>1.9</td>
<td>7.1</td>
<td>0.09</td>
<td>4.5</td>
<td>3.7</td>
<td>3.3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX980T</td>
<td>1.8</td>
<td>7.1</td>
<td>0.09</td>
<td>4.4</td>
<td>3.6</td>
<td>3.2</td>
</tr>
<tr>
<td>FF/FFG/FFV1927</td>
<td>45 x 45</td>
<td>XC7VX415T</td>
<td>2.1</td>
<td>7.4</td>
<td>0.16</td>
<td>4.7</td>
<td>3.9</td>
<td>3.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX485T</td>
<td>2.0</td>
<td>7.3</td>
<td>0.13</td>
<td>4.6</td>
<td>3.8</td>
<td>3.4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX550T</td>
<td>1.8</td>
<td>7.1</td>
<td>0.09</td>
<td>4.4</td>
<td>3.6</td>
<td>3.2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX690T</td>
<td>1.8</td>
<td>7.1</td>
<td>0.09</td>
<td>4.4</td>
<td>3.6</td>
<td>3.2</td>
</tr>
<tr>
<td>FF/FFG1928</td>
<td>45 x 45</td>
<td>XC7VX980T</td>
<td>1.8</td>
<td>7.1</td>
<td>0.09</td>
<td>4.4</td>
<td>3.6</td>
<td>3.2</td>
</tr>
<tr>
<td>FF/FFG1930</td>
<td>45 x 45</td>
<td>XC7VX485T</td>
<td>2.0</td>
<td>7.3</td>
<td>0.13</td>
<td>4.8</td>
<td>3.9</td>
<td>3.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX690T</td>
<td>1.9</td>
<td>7.1</td>
<td>0.09</td>
<td>4.5</td>
<td>3.7</td>
<td>3.3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XC7VX980T</td>
<td>1.8</td>
<td>7.1</td>
<td>0.09</td>
<td>4.4</td>
<td>3.6</td>
<td>3.2</td>
</tr>
<tr>
<td>RF1930</td>
<td>45 x 45</td>
<td>XQ7VX485T</td>
<td>2.4</td>
<td>7.5</td>
<td>0.14</td>
<td>4.8</td>
<td>3.9</td>
<td>3.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XQ7VX690T</td>
<td>2.2</td>
<td>7.3</td>
<td>0.10</td>
<td>4.5</td>
<td>3.6</td>
<td>3.1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XQ7VX980T</td>
<td>2.1</td>
<td>7.3</td>
<td>0.09</td>
<td>4.5</td>
<td>3.6</td>
<td>3.1</td>
</tr>
<tr>
<td>FL/FLG1926</td>
<td>45 x 45</td>
<td>XC7VX1140T</td>
<td>1.7</td>
<td>6.9</td>
<td>0.06</td>
<td>4.2</td>
<td>3.4</td>
<td>3.0</td>
</tr>
<tr>
<td>FL/FLG1928</td>
<td>45 x 45</td>
<td>XC7VX1140T</td>
<td>1.7</td>
<td>6.9</td>
<td>0.06</td>
<td>4.2</td>
<td>3.4</td>
<td>3.0</td>
</tr>
<tr>
<td>FL/FLG1930</td>
<td>45 x 45</td>
<td>XC7VX1140T</td>
<td>1.7</td>
<td>6.9</td>
<td>0.06</td>
<td>4.2</td>
<td>3.4</td>
<td>3.0</td>
</tr>
</tbody>
</table>

**Notes:**
1. All $\theta_{JA}$-Effective values assume no heat sink and include thermal dissipation through a standard JEDEC four-layer board. The Xilinx power estimation tools (Vivado® Power Analysis, and Xilinx Power Estimator), which require detailed board dimensions and layer counts, are useful for deriving more precise $\theta_{JA}$-Effective values.
Support for Thermal Models

Table 5-1 provides the traditional thermal resistance data for 7 series devices. These resistances are measured using a prescribed JEDEC standard that might not necessarily reflect the user’s actual board conditions and environment. The quoted $\theta_{JA}$ and $\theta_{JC}$ numbers are environmentally dependent, and JEDEC has traditionally recommended that these be used with that awareness. For more accurate junction temperature prediction, these might not be enough, and a system-level thermal simulation might be required. Though Xilinx continues to support these figure of merit data, for 7 series FPGAs, boundary conditions independent thermal resistor network (Delphi) models are offered. These compact models seek to capture the thermal behavior of the packages more accurately at predetermined critical points (junction, case, top, leads, and so on) with the reduced set of nodes as illustrated in Figure 5-1.

Unlike a full 3D model, these are computationally efficient and work well in an integrated system simulation environment. Delphi models are available for download on the Xilinx website (under the Device Model tab).

**Figure 5-1: Thermal Model Topologies**

**Note:** Xilinx recommends the use of the Delphi thermal model during thermal modeling of a package. The Delphi thermal model includes consideration of the thermal interface material parameters and the manufacture variation on the thermal solution. Examples of manufacture variations include the tolerance in airflow from a fan, the tolerance on performance of the heat pipe and vapor chamber, and the manufacture variation of the attachment of fins to the heat-sink base and the flatness of the surface.
Thermal Management Strategy

As described in this section, Xilinx relies on a multi-pronged approach with regards to the heat-dissipating potential of 7 series devices.

Cavity-Up Plastic BGA Packages

BGA is a plastic package technology that utilizes area array solder balls at the bottom of the package to make electrical contact with the circuit board in the users system. The area array format of solder balls reduces package size considerably when compared to leaded products. It also results in improved electrical performance as well as having higher manufacturing yields. The substrate is made of a multi-layer BT (bismaleimide triazene) epoxy-based material. Power and GND pins are grouped together and signal pins are assigned to the perimeter for ease of routing on the board. The package is offered in a die-up format and contains a wire-bond device covered with a mold compound. As shown in the cross section of Figure 5-2, the BGA package contains a wire-bond die on a single-core printed circuit board with an overmold.

Figure 5-2:  Cavity-Up Ball Grid Array Package

The key features/advantages of cavity-up BGA packages are:

- Low profile and small footprint
- Enhanced thermal performance
- Excellent board-level reliability

Wire-Bond Packages

Wire-bond packages meet the demands required by miniaturization while offering improved performance. Applications for wire-bond packages are targeted to portable and consumer products where board space is of utmost importance, miniaturization is a key requirement, and power consumption/dissipation must be low. By employing 7 series FPGA wire-bond packages, system designers can dramatically reduce board area requirements. Xilinx wire-bond packages are rigid BT-based substrates (see Figure 5-3).
Chapter 5: Thermal Specifications

The key features/advantages of wire-bond packages are:

- An extremely small form factor which significantly reduces board area requirements for portable and wireless designs and PC add-in card applications.
- Lower inductance and lower capacitance
- The absence of thin, fragile leads found on other small package types
- A very thin, light-weight package

Flip-Chip Packages

For larger 7 series devices, Xilinx offers the flip-chip BGA packages, which present a low thermal path. These packages incorporate a heat spreader with additional thermal interface material (TIM), as shown in Figure 5-4.

Materials with better thermal conductivity and consistent process applications deliver low thermal resistance up to the heat spreader. The junction-to-case thermal resistance (top of heat spreader) of all 7 series FPGA packages is typically less than 0.20°C/W. These packages deliver a low resistance platform for heat-sink applications.
A parallel effort to ensure optimized package electrical return paths produces the added benefit of enhanced power and ground plane arrangement in the packages. A boost in copper density on the planes improves the overall thermal conductivity through the laminate. In addition, the extra dense and distributed via fields in the package increase the vertical thermal conductivity. These packages offer up to 20% lower $\theta_{JB}$ compared to previous flip-chip packages.

**System Level Heat Sink Solutions**

To complete a comprehensive thermal management strategy, an overall thermal budget that includes custom or OEM heat sink solutions depends on the physical and mechanical constraints of the system. A heat-sink solution, managed by the system-level designer, should be tailored to the design and specific system constraints. This includes understanding the inherent device capabilities for delivering heat to the surface.

**Thermal Interface Material**

When installing heat sinks for Xilinx FPGAs, a suitable thermal interface material (TIM) must be used. This thermal material significantly aids the transfer of heat from the component to the heat sink. For optimum heat transfer, Xilinx recommends the use of thermal interface materials.

For lidless flip-chip BGAs, the surface of the silicon contacts the heat sink. For lidded flip-chip BGAs, the lid contacts the heat sink. The surface size of the lidless flip-chip BGA and lidded flip-chip BGA are different. Xilinx recommends a different type of thermal material for long-term use with each type of flip-chip BGA package.

Thermal interface material is needed because even the largest heat sink and fan cannot effectively cool an FPGA unless there is good physical contact between the base of the heat sink and the top of the FPGA. The surfaces of both the heat sink and the FPGA silicon are not absolutely smooth. This surface roughness is observed when examined at a microscopic level. Because surface roughness reduces the effective contact area, attaching a heat sink without a thermal interface material is not sufficient due to inadequate surface contact.

A thermal interface material such as phase-change material, thermal grease, or thermal pads fills these gaps and allows effective transference of heat between the FPGA die and the heat sink.

The selection of the thermal interface (TIM) between the package and the thermal management solution is critical to ensure the lowest thermal contact resistance. Therefore, the following parameters must be considered.

1. The flatness of the lid and the flatness of the contact surface of the thermal solution.
2. The applied pressure of the thermal solution on the package, which must be within the allowable maximum pressure that can be applied on the package.

3. The total thermal contact of the thermal interface material. This value is determined based on the parameters in step 1 and step 2, which are published in the data sheet of the thermal interface supplier.

Types of TIM

There are many type of TIM available for sale. The most commonly used thermal interface materials are listed.

- Thermal grease
- Thermal pads
- Phase change material
- Thermal paste
- Thermal adhesives
- Thermal tape

Guidelines for Thermal Interface Materials

Five factors affect the choice, use, and performance of the interface material used between the processor and the heat sink:

- Thermal Conductivity of the Material
- Electrical Conductivity of the Material
- Spreading Characteristics of the Material
- Long-Term Stability and Reliability of the Material
- Ease of Application
- Applied Pressure from Heat Sink to the Package via Thermal Interface Materials

Thermal Conductivity of the Material

Thermal conductivity is the quantified ability of any material to transfer heat. The thermal conductivity of the interface material has a significant impact on its thermal performance. The higher the thermal conductivity, the more efficient the material is at transferring heat. Materials that have a lower thermal conductivity are less efficient at transferring heat, causing a higher temperature differential to exist across the interface. To overcome this less efficient heat transfer, a better cooling solution (typically, a more costly solution) must be used to achieve the desired heat dissipation.


**Electrical Conductivity of the Material**

Some metal-based TIM compounds are electrically conductive. Ceramic-based compounds are typically not electrically conductive. Manufacturers produce metal-based compounds with low-electrical conductivity, but some of these materials are not completely electrically inert. Metal-based thermal compounds are not hazardous to the FPGA die itself, but other elements on the FPGA or motherboard can be at risk if they become contaminated by the compound. For this reason, Xilinx does not recommend the use of electrically conductive thermal interface material.

**Spreading Characteristics of the Material**

The spreading characteristics of the thermal interface material determines its ability, under the pressure of the mounted heat sink, to spread and fill in or eliminate the air gaps between the FPGA and the heat sink. Because air is a very poor thermal conductor, the more completely the interface material fills the gaps, the greater the heat transference.

**Long-Term Stability and Reliability of the Material**

The long-term stability and reliability of the thermal interface material is described as the ability to provide a sufficient thermal conductance even after an extended time or extensive. Low-quality compounds can harden or leak out over time (the pump-out effect), leading to overheating or premature failure of the FPGA. High-quality compounds provide a stable and reliable thermal interface material throughout the lifetime of the device. Thermal greases with higher viscosities are typically more resistant to pump out effects on lidless devices.

**Ease of Application**

A spreadable thermal grease requires the surface mount supplier to carefully use the appropriate amount of material. Too much or too little material can cause problems. The thermal pad is a fixed size and is therefore easier to apply in a consistent manner.

**Applied Pressure from Heat Sink to the Package via Thermal Interface Materials**

Xilinx recommends that the applied pressure on the package be in the range of 20 to 40 PSI for optimum performance of the thermal interface material (TIM) between the package and the heat sink. Thermocouples should not be present between the package and the heat sink, as their presence will degrade the thermal contact and result in incorrect thermal measurements.

Xilinx recommends using dynamic mounting around the four corners of the device package. On the PCB, use a bracket clip as part of the heat sink attachment to provide mechanical package support. See Figure 5-5.
Heat Sink Removal Procedure

The heat spreader on the package provides mechanical protection for the die and serves as the primary heat dissipation path. It is attached with an epoxy adhesive to provide the necessary adhesion strength to hold the package together. For an application in which an external heat sink subjects the lid adhesion joint to continuous tension or shear, extra support might be required.

In addition, if the removal of an attached external heat sink subjects the joint to tension, torque, or shear, care should be exercised to ensure that the lid itself does not come off. In such cases, it has been found useful to use a small metal blade or metal wire to break the lid to heat sink joint from the corners and carefully pry the heat sink off. The initial cut should reach far in enough so that the blade has leverage to exert upward pressure against the heat sink. Contact the heat sink and heat sink adhesive manufacturer for more specific recommendations on heat sink removal.

Figure 5-5: Dynamic Mounting and Bracket Clips on Heat Sink Attachment
Soldering Guidelines

To implement and control the production of surface-mount assemblies, the dynamics of the solder reflow process and how each element of the process is related to the end result must be thoroughly understood.

**Note:** Xilinx recommends that customers qualify their custom PCB assembly processes using package samples.

The primary phases of the reflow process are:

1. Melting the particles in the solder paste
2. Wetting the surfaces to be joined
3. Solidifying the solder into a strong metallurgical bond

The peak reflow temperature of a plastic surface-mount component (PSMC) body should not be more than 250°C maximum (260°C for dry rework only) for Pb-free packages (220°C for eutectic packages), and is package size dependent. For multiple BGAs in a single board and because of surrounding component differences, Xilinx recommends checking all BGA sites for varying temperatures.

The infrared reflow (IR) process is strongly dependent on equipment and loading. Components might overheat due to lack of thermal constraints. Unbalanced loading can lead to significant temperature variation on the board. These guidelines are intended to assist users in avoiding damage to the components; the actual profile should be determined by those using these guidelines. For complete information on package moisture / reflow classification and package reflow conditions, refer to the Joint IPC/JEDEC Standard J-STD-020C.
Sn/Pb Reflow Soldering

Figure 5-6 shows typical conditions for solder reflow processing of Sn/Pb soldering using IR/convection. Both IR and convection furnaces are used for BGA assembly. The moisture sensitivity of PSMCs must be verified prior to surface-mount flow.

Notes for Figure 5-6:
2. Preheat drying transition rate 2–4°C/s
3. Preheat dwell 95–180°C for 120–180 seconds
4. IR reflow must be performed on dry packages

Pb-Free Reflow Soldering

Xilinx uses SnAgCu solder balls for BGA packages. In addition, suitable material are qualified for the higher reflow temperatures (250°C maximum, 260°C for dry rework only) required by Pb-free soldering processes.

Xilinx does not recommend soldering SnAgCu BGA packages with SnPb solder paste using a Sn/Pb soldering process. Traditional Sn/Pb soldering processes have a peak reflow temperature of 220°C. At this temperature range, the SnAgCu BGA solder balls do not properly melt and wet to the soldering surfaces. As a result, reliability and assembly yields can be compromised.

The optimal profile must take into account the solder paste/flux used, the size of the board, the density of the components on the board, and the mix between large components and smaller, lighter components. Profiles should be established for all new board designs using thermocouples at multiple locations on the component. In addition, if there is a mixture of devices on the board, then the profile should be checked at various locations on the board.
Ensure that the minimum reflow temperature is reached to reflow the larger components and at the same time, the temperature does not exceed the threshold temperature that might damage the smaller, heat sensitive components.

**Table 5-2** and **Figure 5-7** provide guidelines for profiling Pb-free solder reflow.

In general, a gradual, linear ramp into a spike has been shown by various sources to be the optimal reflow profile for Pb-free solders (**Figure 5-7**). SAC305 alloy reaches full liquidus temperature at 235°C. When profiling, identify the possible locations of the coldest solder joints and ensure that those solder joints reach a minimum peak temperature of 235°C for at least 10 seconds. It might not be necessary to ramp to peak temperatures of 260°C and above. Reflowing at high peak temperatures of 260°C and above can damage the heat sensitive components and cause the board to warp. Users should reference the latest IPC/JEDEC J-STD-020 standard for the allowable peak temperature on the component body. The allowable peak temperature on the component body is dependent on the size of the component. Refer to **Table 5-2** for peak package reflow body temperature information. In any case, use a reflow profile with the lowest peak temperature possible.

**Table 5-2:** **Pb-Free Reflow Soldering Guidelines**

<table>
<thead>
<tr>
<th>Profile Feature</th>
<th>Convection, IR/Convection</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ramp-up rate</td>
<td>2°C/s maximum</td>
</tr>
<tr>
<td>Preheat temperature 150°C–200°C</td>
<td>60–120 seconds</td>
</tr>
<tr>
<td>Temperature maintained above 217°C</td>
<td>60–150 seconds (60–90 seconds typical)</td>
</tr>
<tr>
<td>Time within 5°C of actual peak temperature</td>
<td>30 seconds maximum</td>
</tr>
<tr>
<td>Peak temperature (lead/ball)</td>
<td>235°C minimum, 245°C typical (depends on solder paste, board size, components mixture)</td>
</tr>
<tr>
<td>Peak temperature (body)</td>
<td>245°C–250°C, package body size dependent (reference <strong>Table 5-3</strong>)</td>
</tr>
<tr>
<td>Ramp-down rate</td>
<td>2°C/s maximum</td>
</tr>
<tr>
<td>Time 25°C to peak temperature</td>
<td>3.5 minutes minimum, 5.0 minutes typical, 8 minutes maximum</td>
</tr>
</tbody>
</table>
Chapter 5: Thermal Specifications

Figure 5-7: Typical Conditions for Pb-Free Reflow Soldering

T_{body} (MAX) = 245–250°C (package type dependent)
T_{lead} (MIN) = 235–250°C (10s minimum)

Table 5-3: Peak Package Reflow Body Temperature for Packages (Based on J-STD-020 Standard)

<table>
<thead>
<tr>
<th>Package</th>
<th>Peak Package Reflow Body Temperature</th>
<th>JEDEC Moisture Sensitivity Level (MSL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wire Bond</td>
<td>260°C</td>
<td>3</td>
</tr>
<tr>
<td>BGA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPGA196</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FTGB196</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CSGA225</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPG236</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPG238</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CSG324</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CSGA324</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FTG256</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FGG484</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FGG484</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FGG676</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FGG676</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FGG676</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Chapter 5: Thermal Specifications

For sophisticated boards with a substantial mix of large and small components, it is critical to minimize the $\Delta T$ across the board ($<10°C$) to minimize board warpage and thus, attain higher assembly yields. Minimizing the $\Delta T$ is accomplished by using a slower rate in the warm-up and preheating stages. Xilinx recommends a heating rate of less than 1°C/s during the preheating and soaking stages, in combination with a heating rate of not more than 2°C/s throughout the rest of the profile.

It is also important to minimize the temperature gradient on the component, between top surface and bottom side, especially during the cooling down phase. The key is to optimize cooling while maintaining a minimal temperature differential between the top surface of the package and the solder joint area. The temperature differential between the top surface

### Table 5-3: Peak Package Reflow Body Temperature for Packages (Based on J-STD-020 Standard) (Cont’d)

<table>
<thead>
<tr>
<th>Package</th>
<th>Peak Package Reflow Body Temperature</th>
<th>JEDEC Moisture Sensitivity Level (MSL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLG1925 FLG1926 FLG1928 FLG1930 FHG1761 FFG900/FFV900 FFG901/FFV901 FFG1156/FFV1156 FFG1157/FFV1157 FFG1158/FFV1158 FFG1761/FFV1761 FFG1926 FFG1927/FFV1927 FFG1928 FFG1930</td>
<td>245°C</td>
<td>4</td>
</tr>
<tr>
<td>SBG484/SBV484 FBG484/FBV484 FBG676/FBV676 FGG900/FFV900 FFG676/FFV676</td>
<td>250°C</td>
<td>4</td>
</tr>
<tr>
<td>RF676 RF900 RF1157 RF1158 RF1761 RF1930</td>
<td>225°C</td>
<td>4</td>
</tr>
</tbody>
</table>

Notes:
1. See specific 7 series device data sheets at Xilinx Documentation.
of the component and the solder balls should be maintained at less than 7°C during the critical region of the cooling phase of the reflow process. This critical region is in the part of the cooling phase where the balls are not completely solidified to the board yet, usually between the 200°C–217°C range. To efficiently cool the parts, divide the cooling section into multiple zones, with each zone operating at different temperatures.

**Post Reflow/Cleaning/Washing**

Many PCB assembly subcontractors use a no-clean process in which no post-assembly washing is required. Although a no-clean process is recommended, if cleaning is required, Xilinx recommends a water-soluble paste and a washer using a deionized-water. Baking after the water wash is recommended to prevent fluid accumulation.

Cleaning solutions or solvents are not recommended because some solutions contain chemicals that can compromise the lid adhesive, thermal compound, or components inside the package.

**Conformal Coating**

Xilinx has no information about the reliability of flip-chip BGA packages on a board after exposure to conformal coating. Any process using conformal coating should be qualified for the specific use case to cover the materials and process steps.

**Note:** Xilinx does not recommend using Toluene-based conformal coatings because they can weaken the lid adhesive used in Xilinx packages.
Chapter 6

Package Marking

Introduction

All 7 series devices (Spartan®-7, Artix®-7, Kintex®-7, and Virtex®-7 FPGAs) have package top-markings similar to the examples shown in Figure 6-1, Figure 6-2, Figure 6-3, and Figure 6-4. The markings are explained in Table 6-1.

Figure 6-1: Spartan-7 Device Package Marking
Chapter 6: Package Marking

**Figure 6-2:** Artix-7 Device Package Marking

**Figure 6-3:** Kintex-7 Device Package Marking
Table 6-1: Xilinx Device Marking Definition—Example

<table>
<thead>
<tr>
<th>Item</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Xilinx Logo</td>
<td>Xilinx logo, Xilinx name with trademark, and trademark-registered status.</td>
</tr>
<tr>
<td>Pb-free Character</td>
<td>For FFG, FBG, or SBG packages, a Pb-free character is marked in the upper right corner of the device to denote that the device is manufactured using a lead-free material set as described in <em>Cross-ship of Lead-free Bump and Substrates in Lead-free (FFG/FBG/SBG) Packages</em> (XCN16022).</td>
</tr>
<tr>
<td>Family Brand Logo</td>
<td>Device family name with trademark and trademark-registered status. This line is optional and could appear blank.</td>
</tr>
<tr>
<td>1st Line</td>
<td>Device type.</td>
</tr>
<tr>
<td>2nd Line</td>
<td>Package code, circuit design revision, the location code for the wafer fab, the geometry code, and date code.</td>
</tr>
<tr>
<td></td>
<td>A G (or V) in the third letter of a package code indicates a Pb-free RoHS compliant package. For more details on Xilinx Pb-Free and RoHS Compliant Products, see: <a href="http://www.xilinx.com/pbfree">www.xilinx.com/pbfree</a>.</td>
</tr>
<tr>
<td>3rd Line</td>
<td>Ten alphanumeric characters for Assembly, Lot, and Step information. The last digit is usually an A or an M if a stepping version does not exist.</td>
</tr>
</tbody>
</table>
### 4th Line

<table>
<thead>
<tr>
<th>Item</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>4th Line</td>
<td>When marked, this line describes the device speed grade and temperature range. For more information on the ordering codes, see the 7 Series FPGAs Overview (DS180). Other variations for the 4th line:</td>
</tr>
<tr>
<td>L2E</td>
<td>The L2E indicates a -2LE device. The -2LE speed grade offers reduced maximum power consumption. Artix-7 and Kintex-7 FPGAs are capable of operating at lower core voltage. The E is for the extended temperature operating range. For more information, see the specific device data sheets at: 7 series FPGAs.</td>
</tr>
<tr>
<td>1C xxxx</td>
<td>The xxxx indicates the SCD for the device. An SCD is a special ordering code that is not always marked in the device top mark.</td>
</tr>
<tr>
<td>1C ES</td>
<td>The addition of an ES indicates an Engineering Sample. This line is not marked on some devices. Refer to the bar code for device speed grade and temperature range information.</td>
</tr>
<tr>
<td>Bar Code</td>
<td>A device-specific bar code is marked on each device. Refer to the FAQ: Top Marking Change for 7 Series, UltraScale, and UltraScale+ Products (XTP424).</td>
</tr>
</tbody>
</table>
Introduction

The 7 series devices are packed in trays (Table 7-1). Trays are used to pack most of Xilinx surface-mount devices since they provide excellent protection from mechanical damage. In addition, they are manufactured using anti-static material to provide limited protection against ESD damage and can withstand a bake temperature of 125°C. The maximum operating temperature is 140°C.

Table 7-1: Standard Device Counts per Tray and Box

<table>
<thead>
<tr>
<th>Package</th>
<th>Maximum Number of Devices Per Tray</th>
<th>Maximum Number of Units In One Internal Box</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPGA196</td>
<td>360</td>
<td>1800</td>
</tr>
<tr>
<td>FTGB196</td>
<td>126</td>
<td>630</td>
</tr>
<tr>
<td>CP/CPG236</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPG238</td>
<td>240</td>
<td>1200</td>
</tr>
<tr>
<td>FT/FTG256</td>
<td>90</td>
<td>450</td>
</tr>
<tr>
<td>CSGA225</td>
<td>160</td>
<td>800</td>
</tr>
<tr>
<td>CS/CSG/CSGA324</td>
<td>126</td>
<td>630</td>
</tr>
<tr>
<td>CS/CSG325</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SB/SBG/SBV484</td>
<td>84</td>
<td>420</td>
</tr>
<tr>
<td>RS484</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FG/FGG/FGGA484</td>
<td>60</td>
<td>300</td>
</tr>
<tr>
<td>FB/FBG/FBV484</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RB484</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FG/FGG/FGGA676</td>
<td>40</td>
<td>200</td>
</tr>
<tr>
<td>FB/FBG/FBV676</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV676</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RB676</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF676</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td>Maximum Number of Devices Per Tray</td>
<td>Maximum Number of Units In One Internal Box</td>
</tr>
<tr>
<td>----------------------</td>
<td>------------------------------------</td>
<td>---------------------------------------------</td>
</tr>
<tr>
<td>FB/FBG/FFV900</td>
<td>27</td>
<td>135</td>
</tr>
<tr>
<td>FF/FFG/FFV900</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV901</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF900</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV1156</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV1157</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF1157</td>
<td>24</td>
<td>120</td>
</tr>
<tr>
<td>FF/FFG/FFV1158</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF1158</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG/FFV1761</td>
<td>12</td>
<td>60</td>
</tr>
<tr>
<td>RF1761</td>
<td>12</td>
<td>36</td>
</tr>
<tr>
<td>FHG1761</td>
<td>12</td>
<td>36</td>
</tr>
<tr>
<td>FL/FLG1925</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG1926</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FL/FLG1926</td>
<td>12</td>
<td>36</td>
</tr>
<tr>
<td>FF/FFG/FFV1927</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG1928</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FL/FLG1928</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FF/FFG1930</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FL/FLG1930</td>
<td>12</td>
<td>36</td>
</tr>
<tr>
<td>RF1930</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Recommended PCB Design Rules for BGA Packages

BGA Packages

Xilinx provides the diameter of a land pad on the package side. This information is required prior to the start of the board layout so the board pads can be designed to match the component-side land geometry. The typical values of these land pads are described in Figure A-1 and summarized in Table A-1 for both 0.8 mm and 1.0 mm pitch packages. For Xilinx BGA packages, non-solder mask defined (NSMD) pads on the board are suggested to allow a clearance between the land metal (diameter L) and the solder mask opening (diameter M) as shown in Figure A-1. An example of an NSMD PCB pad solder joint is shown in Figure A-2. It is recommended to have the board land pad diameter with a 1:1 ratio to the package solder mask defined (SMD) pad for improved board level reliability.

The space between the NSMD pad and the solder mask as well as the actual signal trace widths and via dimensions depend on the capability of the PCB vendor. The cost of the PCB is higher when the line width and spaces are smaller.

Figure A-1: Suggested Board Layout of Soldered Pads for BGA Packages
Appendix A: Recommended PCB Design Rules for BGA Packages

Figure A-2: Example of an NSMD PCB Pad Solder Joint

Table A-1: BGA Package Design Rules

<table>
<thead>
<tr>
<th>Packages</th>
<th>0.5 mm Pitch</th>
<th>0.8 mm Pitch</th>
<th>1.0 mm Pitch</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CPG</td>
<td>SB/SBG/SBV</td>
<td>FF/FFG/FFV, FB/FBG/FBV, FH/FHG, FL/FLG, RF/RB/RS</td>
</tr>
<tr>
<td>Design Rule</td>
<td></td>
<td>CS/CSG CPGA</td>
<td>FG/FGG FT/FTG</td>
</tr>
</tbody>
</table>

- Package land pad opening (SMD) dimensions:
  - 0.275 mm (10.8 mils)
  - 0.40 mm (15.7 mils)
  - 0.53 mm (20.9 mils)
  - 0.50 mm (19.7 mils)
  - 0.40 mm (15.7 mils)

- Maximum PCB solder land (L) diameter dimensions:
  - 0.275 mm (10.8 mils)
  - 0.40 mm (15.7 mils)
  - 0.53 mm (20.9 mils)
  - 0.50 mm (19.7 mils)
  - 0.40 mm (15.7 mils)

- Opening in PCB solder mask (M) diameter dimensions:
  - 0.375 mm (14.76 mils)
  - 0.50 mm (19.7 mils)
  - 0.63 mm (24.8 mils)
  - 0.60 mm (23.6 mils)
  - 0.50 mm (19.7 mils)

- Solder ball land pitch (e) dimensions:
  - 0.50 mm (19.7 mils)
  - 0.80 mm (31.5 mils)
  - 1.00 mm (39.4 mils)
  - 1.00 mm (39.4 mils)
  - 1.00 mm (39.4 mils)

Notes:
1. Controlling dimension in mm.
Heat Sink Guidelines for Lidless Flip-Chip Packages

Heat Sink Attachments for Lidless Flip-chip BGA (FB/FBG/FBV and SB/SBG/SBV)

Heat sinks can be attached to the package in multiple ways. For heat to dissipate effectively, the advantages and disadvantages of each heat sink attachment method must be considered. Factors influencing the selection of the heat sink attachment method include the package type, contact area of the heat source, and the heat sink type.

Silicon and Decoupling Capacitors Height Consideration

When designing heat sink attachments for lidless flip-chip BGA packages, the height of the die above the substrate and also the height of decoupling capacitors must be considered (Figure B-1). This is to prevent electrical shorting between the heat sink (metal) and the decoupling capacitors.

![Cross Section of Lidless Flip-chip BGA](image.png)

*Figure B-1: Cross Section of Lidless Flip-chip BGA*
Types of Heat Sink Attachments

There are six main methods for heat sink attachment. Table B-1 lists their advantages and disadvantages.

- Thermal tape
- Thermally conductive adhesive or glue (epoxy)
- Wire form Z-clips
- Plastic clip-ons
- Threaded stand-offs (PEMs) and compression springs
- Push-pins and compression springs

Table B-1: Heat Sink Attachment Methods

<table>
<thead>
<tr>
<th>Attachment Method</th>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal tape</td>
<td>• Generally easy to attach and is inexpensive.</td>
<td>• The surfaces of the heat sink and the chip must be very clean to allow the tape to bond correctly.</td>
</tr>
<tr>
<td></td>
<td>• Lowest cost approach for aluminum heat sink attachment.</td>
<td>• Because of the small contact area, the tape might not provide sufficient bond strength.</td>
</tr>
<tr>
<td></td>
<td>• No additional space required on the PCB.</td>
<td>• Tape is a moderate to low thermal conductor that could affect the thermal performance.</td>
</tr>
<tr>
<td>Thermally conductive adhesive or glue</td>
<td>• Outstanding mechanical adhesion.</td>
<td>• Adhesive application process is challenging and it is difficult to control the amount of adhesive to use.</td>
</tr>
<tr>
<td></td>
<td>• Fairly inexpensive, costs a little more than tape.</td>
<td>• Difficult to rework.</td>
</tr>
<tr>
<td></td>
<td>• No additional space required on the PCB.</td>
<td>• Because of the small contact area, the adhesive might not provide sufficient bond strength.</td>
</tr>
<tr>
<td>Wire form Z-clips</td>
<td>• It provides a strong and secure mechanical attachment. In environments that require shock and vibration testing, this type of strong mechanical attachment is necessary.</td>
<td>• Requires additional space on the PCB for anchor locations.</td>
</tr>
<tr>
<td></td>
<td>• Easy to apply and remove. Does not cause the semiconductors to be destroyed (epoxy and occasionally tape can destroy the device).</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• It applies a preload onto the thermal interface material (TIM). Pre-loads actually improve thermal performance.</td>
<td></td>
</tr>
</tbody>
</table>
Appendix B: Heat Sink Guidelines for Lidless Flip-Chip Packages

Table B-1: Heat Sink Attachment Methods (Cont’d)

<table>
<thead>
<tr>
<th>Attachment Method</th>
<th>Advantages</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Plastic clip-ons</td>
<td>• Suitable for designs where space on the PCB is limited.</td>
<td>• Needs a keep out area around the silicon devices to use the clip.</td>
</tr>
<tr>
<td></td>
<td>• Easy to rework by allowing heat sinks to be easily removed and reapplied without damaging the PCB board.</td>
<td>• Caution is required when installing or removing clip-ons because localized stress can damage the solder balls or chip substrate.</td>
</tr>
<tr>
<td></td>
<td>• Can provide a strong enough mechanical attachment to pass shock and vibration test.</td>
<td></td>
</tr>
<tr>
<td>Threaded stand-offs (PEMs) and compression springs</td>
<td>• Provides stable attachments to heat source and transfers load to the PCB, backing plate, or chassis.</td>
<td>• Holes are required in the PCB taking valuable space that can be used for trace lines.</td>
</tr>
<tr>
<td></td>
<td>• Suitable for high mass heat sinks.</td>
<td>• Tends to be expensive, especially since holes need to be drilled or predrilled onto the PCB board to use stand-offs.</td>
</tr>
<tr>
<td></td>
<td>• Allows for tight control over mounting force and load placed on chip and solder balls.</td>
<td></td>
</tr>
<tr>
<td>Push-pins and compression springs</td>
<td>• Provides a stable attachment to a heat source and transfers load to the PCB.</td>
<td>• Requires additional space on the PCB for push-pin locations.</td>
</tr>
<tr>
<td></td>
<td>• Allows for tight control over mounting force and load placed on chip and solder balls.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Requires additional space on the PCB for push-pin locations.</td>
<td></td>
</tr>
</tbody>
</table>

Heat Sink Attachment

Component Pick-up Tool Consideration

For pick-and-place machines to place lidless flip-chip BGAs onto PCBs, Xilinx recommends using soft tips or suction cups for the nozzles. This prevents chipping, scratching, or even cracking of the bare die (Figure B-2).

![Figure B-2: Recommended Method For Using Pick-up Tools](image-url)
**Heat Sink Attachment Process Considerations**

After the component is placed onto the PCBs, when attaching a heat sink to the lidless package, the factors in Table B-2 must be carefully considered (see Figure B-3).

*Table B-2: Heat Sink Attachment Considerations*

<table>
<thead>
<tr>
<th>Consideration(s)</th>
<th>Effect(s)</th>
<th>Recommendation(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>In heat sink attach process, what factors can cause damage to the expose die and passive capacitors?</td>
<td>• Uneven heat sink placement &lt;br&gt; • Uneven TIM thickness &lt;br&gt; • Uneven force applied when placing heat sink placement</td>
<td>• Even heat sink placement &lt;br&gt; • Even TIM thickness &lt;br&gt; • Even force applied when placing heat sink placement</td>
</tr>
<tr>
<td>Does the heat sink tilt or tip the post attachment?</td>
<td>Uneven heat sink placement will damage the silicon and can cause field failures.</td>
<td>Careful handling not to contact the heat sink with the post attachment. &lt;br&gt; Use a fixture to hold the heat sink in place with post attachment until it is glued to the silicon.</td>
</tr>
</tbody>
</table>

*Figure B-3: Recommended Application of Heat Sink*

- Preferred Application of Heatsink
  1. Heatsink is Aligned Parallel to Silicon
  2. Even Bond Line Thickness of TIM
  3. Even Compressive Force Applied On All Sides

- Improper Application of Heatsink Can Damage to Heatsink
  1. Heatsink is Not Aligned Parallel to Silicon
  2. Uneven Bond Line Thickness of TIM
  3. Uneven Force Applied
Appendix B: Heat Sink Guidelines for Lidless Flip-Chip Packages

Standard Heat Sink Attach Process with Thermal Conductive Adhesive

Prior to attaching the heat sink, the FPGA needs be surface mounted on the motherboard.

1. Place the motherboard into a jig or a fixture to hold the motherboard steady to prevent any movement during the heat sink attachment process.

2. Thermoset material (electrically non-conductive) is applied over the backside surface of silicon in a pattern using automated dispensing equipment. Automated dispensers are often used to provide a stable process speed at a relatively low cost. The optimum dispensing pattern needs to be determined by the SMT supplier.

   Note: Minimal volume coverage of the backside of the silicon can result in non-optimum heat transfer.

3. The heat sink is placed on the backside of the silicon with a pick and place machine. A uniform pressure is applied over the heat sink to the backside of the silicon. As the heat sink is placed, the adhesive spreads to cover the backside silicon. A force transducer is normally used to measure and limit the placement force.

4. The epoxy is cured with heat at a defined time.

   Note: The epoxy curing temperature and time is based on manufacturer’s specifications.

Standard Heat Sink Attach Process with Thermal Adhesive Tape

Prior to attaching the heat sink, the FPGA needs be surface mounted on the motherboard.

1. Place the motherboard into a jig or a fixture to hold the motherboard steady to prevent any movement during the heat sink attachment process.

2. Thermal adhesive tape cut to the size of the heat sink is applied on the underside of the heat sink at a modest angle with the use of a squeegee rubber roller. Apply pressure to help reduce the possibility of air entrapment under the tape during application.

3. The heat sink is placed on the backside of the silicon with a pick and place machine. A uniform pressure is applied over the heat sink to the backside of the silicon. As the heat sink is placed, the thermal adhesive tape is glued to the backside of the silicon. A force transducer is normally used to measure and limit the placement force.

4. A uniform and constant pressure is applied uniformly over the heat sink and held for a defined time.

   Note: The thermal adhesive tape hold time is based on manufacturer’s specifications.
Appendix B: Heat Sink Guidelines for Lidless Flip-Chip Packages

Push-Pin and Shoulder Screw Heat Sink Attachment Process with Phase Change Material (PCM) Application

Prior to attaching the heat sink, the FPGA needs be surface mounted on the motherboard.

1. Place the motherboard into a jig or a fixture to hold the motherboard steady to prevent any movement during the heat sink attachment process.

   Note: The jig or fixture needs to account for the push pin depth of the heat sink.

2. PCM tape, cut to the size of the heat sink, os applied on the underside of the heat sink at a modest angle with the use of a squeegee rubber roller. Apply pressure to help reduce the possibility of air entrapment under the tape during application.

3. Using the push-pin tool, heat sinks are applied over the packages ensuring a pin locking action with the PCB holes. The compression load from springs applies the appropriate mounting pressure required for proper thermal interface material performance.

   Note: Heat sinks must not tilt during installation. This process cannot be automated due to the mechanical locking action which requires manual handling. The PCB drill hole tolerances need to be close enough to eliminate any issues concerning the heat sink attachment.
Appendix C

Additional Resources and Legal Notices

Xilinx Resources
For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Solution Centers
See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

References
The following websites contain additional information on heat management and contact information.

- Wakefield: www.wakefield-vette.com
- Aavid: www.aavidthermalloy.com
- Advanced Thermal Solutions: www.qats.com
- CTS: www.ctscorp.com
- Radian Thermal Products: www.radianheatsinks.com
- Thermo Cool: www.thermocoolcorp.com

Refer to the following websites for interface material sources:

- Henkel: www.henkel.com
- Bergquist Company: www.bergquistcompany.com
- AOS Thermal Compound: www.aosco.com
Appendix C: Additional Resources and Legal Notices

- Chometrics: www.chomerics.com
- Kester: www.kester.com

Refer to the following websites for CFD tools Xilinx supports with thermal models.

- ANSYS Icepak: www.ansys.com

Please Read: Important Legal Notices

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS “XA” IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE (“SAFETY APPLICATION”) UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD (“SAFETY DESIGN”). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2011-2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.