Xilinx is now part ofAMDUpdated Privacy Policy
  2. Support
  3. AMD Xilinx University Program
  4. XUP XDF

XUP at XDF 2018

XDF connects software developers and system designers to the deep expertise of Xilinx engineers, partners, and industry leaders. Below are the posters presented at XDF-2018 by the academic collaborators.

Posters by the Academic Collaborators

XDF_2018_logos
Authors Poster Title
Christos-Savvas, et al. CascadeCNN: Pushing the performance limits of quantisation in CNNs
Sagar Karandikar, et al. FireSim: Productive, Scalable, FPGA-Accelerated Cycle-Accurate Hardware Simulation using Cloud FPGAs
Pietro Bressana, et al. A Programmable Framework for Validating Data Planes
Stephen Ibanez, et al. Programmable Networking: P4→NetFPGA Workflow
Song Han, et al. AMC: AutoML for Model Compression and Acceleration
Chunkun Bo, et al. Automata Processing on FPGAs
S. S. Banerjee, et al. Sequences to Systems: Smart Healthcare and Smart Systems
Guy Lemieux, et al. OpenVX Overlay using Partial Reconfiguration
Lorenzo Di Tucci, et al. Democratize Accelerated Genomic Pipelines On FPGA
Guido Walter Di Donato, et al. Approaching Human Complexity through Xilinx FPGAs
Peng Wei, et al. Democratizing Customizable Computing via Automated Accelerator Generation
Brad Hutchings, et al. Demand-Driven FPGA Configurations Using PR, Linux, and PYNQ
Naif Tarafdar, et al. Galapagos: A Full Stack Approach to FPGA Integration in the Cloud
Shulin Zeng, et al. Nanoscale Integrated Circuits and System Lab
Christoforos Kachris, et al. Acceleration of Spark ML on Xilinx PYNQ FPGAs
Jongse Park, et al. DNNWEAVER v2.0: From Tensors to FPGAs
Timothy Roscoe, et al. A Research Computer for Systems Software Research
Joseph Cavallaro, et al. FPGA Accelerated Baseband For Wireless Systems
Zhiru Zhang, et al. Rosetta: A Realistic HLS Benchmark Suite for FPGAs
Robert W Stewart, et al. Software Defined Radio with RFSoC & PYNQ
Marco D.Santambrogio, et al. The NECSTLab Experience on Teaching, MOOC, and Continuous Learning