We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Designing with UltraScale FPGA Transceivers

Release Date:
November 2015
Connectivity 3
2 days

Quick Links

Key Documentation


FPGA designers and logic designers


  • Verilog or VHDL experience or the Designing with Verilog or Designing with VHDL course
  • Familiarity with logic design (state machines and synchronous design)
  • Basic knowledge of FPGA architecture and Xilinx implementation tools are helpful
  • Familiarity with serial I/O basics and high-speed serial I/O standards is also helpful


For class schedules as well as tuition and registration information, please contact one of our Authorized Training Providers.

Course Description

Learn how to employ serial transceivers in your UltraScale™ FPGA design. Understand and utilize the features of the serial transceiver blocks, such as 8B/10B and 64B/66B encoding, channel bonding, clock correction, and comma detection. Additional topics include use of the UltraScale FPGAs Transceiver Wizard, synthesis and implementation considerations, board design as it relates to the transceivers, and test and debugging. This course combines lectures with practical hands-on labs.

Software Tools

  • Vivado® System Edition 2015.3
  • Mentor Graphics Questa Advanced Simulator 10.4


  • Architecture: UltraScale FPGAs*
  • Demo board: None*

* This course focuses on the UltraScale architecture. Check with your local Authorized Training Provider for the specifics of the in-class lab board or other customizations.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Describe and utilize the ports and attributes of the serial transceiver in UltraScale FPGAs
  • Effectively utilize the following features of the gigabit transceivers:
    • 64B/66B and other encoding/decoding, comma detection, clock correction, and channel bonding
    • Pre-emphasis and receive equalization
  • Use the UltraScale FPGAs Transceivers Wizard to instantiate GT primitives in a design
  • Access appropriate reference material for board design issues involving signal integrity and the power supply, reference clocking, and trace design
  • Use the IBERT design to verify transceiver links on real hardware

Course Outline

Lab Lecture Demo

Day 1

  1. 1.1
    UltraScale FPGA Overview
  2. 1.2
    UltraScale FPGA Transceivers Overview
  3. 1.3
    UltraScale FPGAs Transceivers Clocking and Resets
  4. 1.4
    Transceiver Wizard Overview
  5. 1.5
    Lab 1: Transceiver Core Generation Use the UltraScale FPGAs Transceivers Wizard to create instantiation templates.
  6. 1.6
    Transceiver Simulation
  7. 1.7
    Lab 2: Transceiver Simulation Simulate the transceiver IP by using the IP example design.
  8. 1.8
    PCS Layer General Functionality

Day 2

  1. 2.1
    PCS Layer Encoding
  2. 2.2
    Lab 3: 64B/66B Encoding Generate a 64B/66B transceiver core by using the UltraScale FPGAs Transceivers Wizard, simulate the design, and analyze the results.
  3. 2.3
    Transceiver Implementation
  4. 2.4
    Lab 4: Transceiver Implementation Implement the transceiver IP by using the IP example design.
  5. 2.5
    PMA Layer Details
  6. 2.6
    Transceiver Board Design Considerations
  7. 2.7
    Transceiver Test and Debugging
  8. 2.8
    Lab 5: IBERT Design Verify transceiver links on real hardware.
  9. 2.9
    Transceiver Application Examples
Page Bookmarked