Xilinx is now part ofAMDUpdated Privacy Policy

SmartLynq+ Module Tutorial

The SmartLynq+ module tutorial video covers how to include a high-speed debug port in the Versal ACAP design and demonstrates the SmartLynq+ Module configuration and a Linux image downloading procedure.