Xilinx is now part ofAMDUpdated Privacy Policy

A prototype example of a 10GSPS RF ADC using Full Tile Time Interleaving on the Zynq UltraScale+ RFSoC Gen 3

In this short video we present performance of a 10GSPS ADC using both 5GSPS ADCs in a dual tile of the XCZU47DR device.