We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Migrating to Vivado Logic Debug Cores

Learn how to migrate a design with legacy Virtual Input/Output (VIO) cores to a new Vivado native VIO core using the DSP target reference design. You will be shown how to use the VIO core in the Vivado logic analyzer.