We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15833

14.x Timing Analyzer/Constraint - How do I add a PERIOD constraint to the N-side of my differential pair?


I want to use the N-side of a differential clock to drive logic in my design. I add a NET PERIOD constraint to the net name, but this does not work.

How do I constrain this net using a PERIOD constraint?


If you add a NET PERIOD on a DIFF_CLK in the software, the constraintis lost. However, if you place a TNM_NET PERIOD on the DIFF clock input, the PERIODis placed on the N- and the P-sides of the clock.

For more details on timing constraints, please see the Timing Constraints User Guide(UG612).
AR# 15833
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less