UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20074

9.1i Data2Mem - "WARNING:Data2MEM:47 - Not all BitLanes in ADDRESS_BLOCK 'xxx' have BMM location constraints."

Description

"WARNING:Data2MEM:47 - Not all BitLanes in ADDRESS_BLOCK 'xxx' have BMM location constraints."

Solution

This warning means that some or all of the block RAM instances in the "system_bd.bmm" file do not have location constraints. One common reason for this is that the "system.bmm" file is not associated with the top level of the design. After exporting a design from XPS, the ISE project created has the BMM file associated with "<system>.vhd". If "<system>.vhd" is instantiated inside of another HDL source file, the BMM needs to be removed from the project and re-associated with the top level of the Project Navigator design.

AR# 20074
Date Created 09/03/2007
Last Updated 12/15/2012
Status Active
Type General Article