We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21753

Virtex-4, User Guide - ALMOST_EMPTY should deassert 2 data writes and 3 read clock cycles after the threshold is reached


General Description:

The Virtex-4 User Guide states that the ALMOST_EMPTY flag should deassert after 3 clock cycles once the threshold is reached. The simulation model and hardware do not match this description, and the ALMOST_EMPTY_FLAG does not deassert until 2 more data writes and 3 read clock cycles.


This is the expected behavior in both hardware and simulation. The Virtex-4 User Guide is being corrected to reflect this behavior.

AR# 21753
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article