UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22868

8.1i EDK - PPC405 errata 213 on Virtex-4 VxWorks BSP needs to be updated

Description

The VxWorks BSP template needs to be updated to implement the work-around for PPC405 errata 213.

NOTE: The work-around is only applied if the processor version register (PVR) matches PVR: 0x20011430 in PowerPC.

The work-around should be placed in "sysALib.s" immediately after clearing the MSR, at which point bits 1 and 3 of CCR0 are set. Note that these bits are undocumented by IBM.

Failure to implement this fix can lead to random memory corruption.

"sysALib.s" has been changed for template BSPs to include modifications to CCR0.

Solution

This issue has been fixed in "vxworks6_1" and is included in the latest EDK 8.1i Service Pack, available at:

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is EDK 8.1i Service Pack 1.

AR# 22868
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article