UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24283

8.2i Sp3 Simprims - Virtex-5 Output DOB of Verilog model of X_RAMB36_EXP is incorrect

Description

During the Verilog timing simulation for the SPI-4.2 Core design, the output DOB of X_RAMB36_EXP is incorrect

Solution

Please open a WebCase with Xilinx Technical Support at: http://www.xilinx.com/support/clearexpress/websupport.htmto receive a solution for this issue.

This issue is fixed in ISE 9.1i

AR# 24283
Date Created 11/15/2006
Last Updated 12/15/2012
Status Active
Type General Article