We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24517

CoolRunner II: Behavior of clock divider reset pin (CDRST)


If a CLK_DIV primitive is used that does not have CDRST port, does CDRST pin still act as a reset pin?


The CDRST pin functions as a reset pin regardless of which CLK_DIV primitive is used. If a clock divider is used in the design, the CDRST pin is reserved and if it is driven high the clock divider will be reset. If you are not using a reset port of a clock divider, tie it low on the board.

AR# 24517
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article