UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30812

10.1 UniSim - DCM_SP does not lock in VHDL simulation

Description

DCM_SP does not lock in VHDL simulation. Why?

Solution

DCM_SP locked signal is not connected in VHDL. This is a bug in the model, and it is fixed in 10.1 Sp2.

If you want a immediate fix for this model, please open a Technical Support WebCase: http://www.xilinx.com/support/clearexpress/websupport.htm

This issue is not seen by Verilog models.

AR# 30812
Date Created 04/21/2008
Last Updated 12/15/2012
Status Active
Type General Article