We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30898

10.1 EDK - PLBv46 Master Burst v1.00a - incorrect data read back for every odd word address


I have a 64-bit custom master core in my design, so the PLB is a 64-bit bus. When reading back from an XPS block ram controller, the data returned from the IPIF is incorrect on every odd word address (i.e., ox4, oxC, etc). But for the even word addresses, the data look fine.

Is it a problem with the IPIF?


For designs that include the MDM core, this problem comes from the MDM core not driving bits 32-63 of the 64-bit RdDBus. This problem exists when connected to a 128-bit PLB bus as well.

This problem has been fixed in the latest 10.1 Service Pack available at:


The first service pack containing the fix is 10.1 Service Pack 2.

AR# 30898
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked