We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30934

10.1 MAP - "FATAL_ERROR - Number of out pins not equal to 1"


When I run my design through MAP I receive the following Fatal Error:

FATAL_ERROR:MapLib:basmmfrag.c:1463:1.42 - Number of out pins not equal to 1.

Process will terminate. For technical support on this issue, please open a

WebCase with this project attached at http://www.xilinx.com/support.


This error has been seen to be caused by a situation where a design has one unconstrained IDELAYCTRL when there is only one possible IDELAYCTRL site left.

For example, a Virtex-5 device has 22 IDELAYCTRLs instantiated and 21 of them are LOC'ed down. There is one unLOC'ed IDELAYCTRL and one IDELAYCTRL site left on the device. The automatic replication of unconstrained IDELAYCTRLs does not correctly recognize that the remaining IDELAYCTRL needs to be put in the remaining site without being replicated. As such, it gives the error above.

The work-around for this issue is to LOC down the last remaining IDELAYCTRL in the last remaining IDELAYCTRL site.

AR# 30934
Date Created 05/16/2008
Last Updated 12/15/2012
Status Active
Type General Article