UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
When I attempt to Compile EDK libraries in EDK, an error similar to the following occurs:
"Error: ../vhdl/opb2plb_bridge.vhd(623): Type error resolving function call "abort" as type ieee.std_logic_1164.std_logic.
** Warning: .../vhdl/opb2plb_bridge.vhd(910): (vcom-1162) Formal "bgi_abort" of mode OUT cannot be associated with an expression.
** Error: .../vhdl/opb2plb_bridge.vhd(910): Type error resolving function call "abort" as type ieee.std_logic_1164.std_logic.
** Error: .../vhdl/opb2plb_bridge.vhd(963): VHDL Compiler exiting
vcom -reportprogress 30 -work work {.../vhdl/opb2plb_bridge_pkg.vhd} "
How do I resolve this issue?
This error occurs when you attempt to compile EDK libraries using ModelSim 6.4.
To work around this issue, use ModelSim 6.3c which is the supported simulator.
AR# 31705 | |
---|---|
Date | 12/15/2012 |
Status | Active |
Type | General Article |