We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32522

11.1 Virtex-5 MAP Known Issues - There is a discrepancy in BRAM utilization reporting between the overall map utilization report and the model level utilization report


The numbers I see reported for BRAM utilization in the overall map utilization and the module level utilization do not add up. Is this a known problem?


There are known problems with the module level utilization report when FIFO and BRAM instances are packed together in a single component. The utilization is under reported in ISE version 10.1, and over reported in 11.1. This will be fixed in version 11.2.

AR# 32522
Date Created 04/20/2009
Last Updated 12/15/2012
Status Active
Type General Article
  • ISE - 10.1
  • ISE Design Suite - 11.1