We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33614

MIG v3.2, Spartan-6 FPGA MCB - Simulation errors occur when I use the Elpida memory model for the EDE1116ACBG device


When I simulate the MIG v3.2 Spartan-6 FPGA MCB design using the DDR2 Elpida model for the EDE1116ACBG DDR2 device, simulation errors occur.  

This Answer Record lists these errors and how to work around them.


  • The sim.do output with MIG does not bypass the 200 microseconds startup during initialization. 

When simulating with Elpida models, this causes an error. 

To work around this error, you must bypass the 200 microseconds startup during initialization by locating the following in the MIG generated sim.do script file (located in 'example_design/sim' or 'user_design/sim'): 

 #Pass the parameters for memory model parameter file# 
vlog +incdir+. +define+x1Gb +define+sg25 +define+x8 ddr2_model_c3.v 


Replace the vlog command with the following: 

 #Pass the parameters for memory model parameter file# 
vlog +incdir+. +define+pwup_off ede1116_8e_0917_ms.vp 



  • Some ModelSim versions might fail with the following error:

 # Error: sim_tb_top_u_mem_c3.msg 3812.62 dqs_n input error. 
 # Break in Module ede1116 in file ede1116ac_8e_0627_ms.vp 


If this error occurs, an updated model from Elpida is required. 

The updated model is scheduled to available on Elpida's Website at the end of October. 

If the model is needed before it is made available, please contact Elpida.

AR# 33614
Date Created 10/07/2009
Last Updated 09/03/2014
Status Active
Type General Article
  • Spartan-6 LXT
  • Spartan-6 LX
  • MIG