UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33874

Aurora 8B10B v5.1 - Timing simulation issues

Description

Either No CHANNEL_UP or a Data integrity check failure is observed during timing simulation.

Solution

1. Comment the following line in the UCF.

NET frame_check_i/* TIG;

Data integrity check feature is implemented in FRAME_CHECK module. Ignoring this module for timing (i.e. TIG) contributes signals timing mismatch. Uncommenting the FRAME_CHECK module TIG in UCF will assist the PAR to include for timing analysis.

2. GT REFCLK period in UCF differs with GT REFCLK period of DEMO_TB because of rounding of digits. This results in a HARD_ERROR in timing simulation which eventually leads to reinitializing the design repeatedly.

To work around this issue, use the GT REFCLK value period from UCF for CLOCKPERIOD_1 and CLOCKPERIOD_1 parameters/constants in DEMO_TB.

3. Make sure all the transceivers are placed continuously in multi-lane design. This helps ISE software tools meet timing easily.

AR# 33874
Date Created 11/25/2009
Last Updated 12/15/2012
Status Active
Type General Article