We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36011

BitGen 12.1 - 'FINE_PS_FRAC' value calculated for 'CLKOUT1_USE_FINE_PS


When doing a design with an MMCM that has different phase shift on its output clocks, the following error in BitGen maybe seen:

ERROR:Bitgen - 'FINE_PS_FRAC' value calculated for 'CLKOUT1_USE_FINE_PS' is
different then previously calculated value. Previous value '000000', new
value '011100'


This error is valid; it is caused by having FIXED phase shift on an MMCM output when DYNAMIC Phase shift is also selected. It is not possible to have both FIXED and DYNAMIC phase shift selectedon oneMMCM output.

In future versions of ISE software,BitGen will not generate a Bit file.
AR# 36011
Date Created 12/16/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less