UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39928

EDK - How do I let the tools know my custom IP has buffers instantiated so extra buffers are not added?

Description

How do I let the tools know that my custom IP has buffers instantiated so that extra buffers are not added?

Solution


Edit the port definition of the relevant ports to add the following tags in the MPD file:


PORT LCD_IO = "", DIR = IO, VEC = [0:31], THREE_STATE=FALSE, IOB_STATE=BUF

 

In the example above, the port is called "my_io" and is a bidirectional port.
 
However the same rule applies to input or output ports as well, only the DIR attribute needs to be modified.

 

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 39928
Date Created 01/04/2011
Last Updated 11/19/2014
Status Active
Type General Article
Devices
  • SoC
  • FPGA Device Families
Tools
  • EDK - 14.7
  • EDK - 14.6
  • EDK - 14.5
  • EDK - 14.4