We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45976

LogiCORE IP Serial RapidIO Gen2 v1.3 - SRIO v1.3 - WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance...


When implementing a LogiCORE IP Serial RapidIO Gen2 v1.3 core on a 7 Series device, it gives the following ngdbuild warning:

WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
amloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram' of type RAMB36E1 has
been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and timing
simulation for this primitive. In order for functional simulation to be
correct, the value of SIM_DEVICE should be changed in this same manner in the
source netlist or constraint file.


This warning message can be safely ignored. Although the value of SIM_DEVICE is set to 'VIRTEX-6' in the ngc file, it is correctly set to '7SERIES' in the ngd file. However, this could result in a simulation mismatch between functional (post-XST) and routed (post-map/par) models. To work around this, manually replace 'VIRTEX-6' value of SIM_DEVICE with '7SERIES' in the generated buffer simulation model.

Revision History:
2/1/2012 - Initial Release
AR# 45976
Date Created 01/24/2012
Last Updated 02/03/2012
Status Active
Type Known Issues
  • RapidIO Logical (I/O) and Transport Layer Interface Core
  • RapidIO Physical Layer Interface Core