We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51783

2012.2 Vivado Place - Oversubscription of vertical clock branch leads to unroutable clock connection


A case has been seen where the clock placer oversubscribed a vertical branch of the clock routing resources which have a limit of supporting up to 12 different clock domains using either BUFR or BUFG clock buffers. The clock region involved contained 11 global clock domains and 4 regional clock domains. The clock placer should have ensured that no more than 12 were placed in any one branch.


This issue has been fixed in the clock placer for the 2012.3 tools which is scheduled for release in mid-October.

Meanwhile, you can avoid this problem with floorplanning techniques to prevent the placement conflict, either by moving clock domains out of the clock region or by partitioning the clock region to separate the conflicting clock domains.

AR# 51783
Date Created 09/12/2012
Last Updated 09/12/2012
Status Active
Type General Article
  • Virtex-7
  • Kintex-7
  • Vivado