We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 52382

7 series - transceiver - RX_DFE_KL_CFG2 settings are incorrect in (UG476)


The default value for RX_DFE_KL_CFG2 in (UG476) represents a setup that is not recommended in a different part of the document:

default: RX_DFE_KL_CFG2 = 32'h3010D90C

bit 8:5   = 1000
bit 17:14 = 0011

On page 186 it states that bits 8:5 and 17:14 must be the same in fixed mode.

Also, the allowed range for these settings goes from 0 to 5.


This will be updated in a future version of the user guide and wizard.

For now use the values recommended in tables 4-12 and 4-13 in (UG476).

AR# 52382
Date Created 10/12/2012
Last Updated 03/18/2015
Status Active
Type General Article
  • Kintex-7
  • Virtex-7