UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53606

MIG - Why does wiredly.v need to be included in simulation?

Description

Why does wiredly.v need to be included in simulation?

Solution

The wiredly.v module is used to add delay to the design and needs to be added to your simulation project for calibration to complete successfully. Leaving the wiredly.v module out of simulation can cause a "dead" simulation.

Revision History
05/28/13 - Initial release

AR# 53606
Date Created 12/21/2012
Last Updated 05/28/2013
Status Active
Type General Article
IP
  • MIG
  • MIG 7 Series
  • MIG Virtex-6 and Spartan-6