UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55958

Virtex-7 GTZ Transceiver - PLL settings parameter CORECNTLn[10] incorrect in Table 2-5 of GTZ User Guide, UG478 v2.0

Description

Table 2-5 of the 7 Series GTZ Transceiver User Guide v2.0, UG478, (Recommended REFCLK frequency and divider settings table) mentions an incorrect value for CORECNTLn[10] for the case when the line rate is 14.025 Gb/s and REFCLK is 255 MHz. 

Solution

The mentioned settings for 14.025 Gb/s line rate and 255 MHZ REFCLK are:

/L=1, /N1=2.5, /N2=11 and CORECNTLn[10]=1.

However, CORECNTLn[10] should be 1'b0. Otherwise, the N1 divider will be set incorrectly to 4 instead of 2.5. This is fixed in v2.1 of the user guide UG478.

AR# 55958
Date Created 05/10/2013
Last Updated 08/13/2013
Status Active
Type General Article
Devices
  • Virtex-7 HT