UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57777

Virtex-7 FPGA Gen3 Integrated Block for PCI Express - COMMON_CFG Attribute update for Production Silicon

Description

(Xilinx Answer 56332) mentions COMMON_CFG needs to be updated.

Is this required for the Virtex-7 FPGA Gen3 Integrated Block for PCI Express core?

Solution

The first two of the three update attributes that are mentioned in (Xilinx Answer 56332) are the same as in the current core release (v2.1/v1.6). The third attribute COMMON_CFG can be updated but this is not required for Virtex-7 FPGA Gen3 Integrated Block for PCI Express core. Users can choose to update the settings or not without impacting the performance and compliance of the core.


Revision History
10/03/2013 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
51901 Virtex-7 FPGA VC709 Connectivity Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 57777
Date Created 10/02/2013
Last Updated 10/03/2013
Status Active
Type General Article
IP
  • Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)