We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58174

2013.3 SysGen - "ERROR: [VRFC 10-149] 'axis_output_buffer' is not compiled in library v_ccm_v6_0"


I have a design from 2013.2 and I am porting it to 2013.3 SysGen, but the following error occurs when I attempt to compile for simulation:

ERROR: [VRFC 10-149] 'axis_output_buffer' is not compiled in library v_ccm_v6_0 [c:/data/projects/XAPPxxxx/vivado/project_1/project_1.srcs/sources_1/bd/dac_stim/ip/dac_stim_ddfs_1_0/work/hdl/ddfs_entity_declarations.vhd:125]


This is a known issue in Vivado SysGen 2013.3. Please apply the attached patch for your specific OS.

This issue is being investigated for a fix in a future release.


Associated Attachments

AR# 58174
Date Created 10/29/2013
Last Updated 01/02/2014
Status Active
Type General Article
  • System Generator for DSP
  • Vivado Design Suite