UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58989

Aurora 8B10B v8.3 - Mismatch of Reset Polarity Information Between Example Design and User Guide

Description

In the Aurora 8B10B v8.3 core, there is a mismatch with the information provided in the user guide about RESET polarity and the core implementation. This answer record helps with the details of this mismatch and the recommendation to be followed.

Solution

The Aurora 8B10B v8.3 User Guide mentions the RESET polarity to be active-LOW, but in the core's example design it is implemented as active-HIGH. Also, at the core interface level, the RESET polarity is active-HIGH.

So, please ensure the polarity of the RESET input to the core interface or example design is active-HIGH.


Revision History

02/03/2014 - Initial release

AR# 58989
Date Created 01/05/2014
Last Updated 02/03/2014
Status Active
Type General Article
IP
  • Aurora 8B/10B