UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59408

Vivado Sysgen 2013.4 - FIR Compiler gives spurious errors when Hardware_Oversampling_Rate option is selected

Description

FIR Compiler 7.1 in Vivado Sysgen gives the below error when "Hardware_Oversampling_Rate" is selected in the "Select Format" of "Channel Specification" tab.

The following errors occured with the FIR_test1/FIR Compiler 7.1 block:
1. ERROR: Validation failed on parameter 'ColumnConfiguration(ColumnConfig)' for The sum of the Column lengths (2) does not match the required number of DSP48s(3)
2. .BD Cell 'fir_compiler_7_1_03df0914cb'

Solution

This is a known issue.

You can work around this problem by changing the "Select Format" option to "Maximum_Possible", click Apply, then change back to "Hardware_Oversampling_Rate" and the error does not re-occur.

AR# 59408
Date Created 02/13/2014
Last Updated 02/13/2014
Status Active
Type General Article
IP
  • FIR Compiler