We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60552

Vivado System Generator - Cannot create a Hardware Co-Simulation library block for a Subsystem in my model


I have a System Generator model which contains a subsystem in which the System Generator token resides. 

I wish to generate the Hardware Cosimulation target for the Subsystem by opening the System Generator token and running HW Cosimulation generation.


The tool shows "Generation Complete" but no HW Cosimulation library block is produced, why?


This is a known issue with Vivado System generator where generation of the HW Cosimulation target does not complete successfully when run from within the subsystem.

The following workarounds exist:

1) Do not use a subsystem and generate the HW Cosimulation target from the top level of the design

2) Move the System Generator token from the Subsystem to the top level, as in the above diagram, i.e. v707_jtag_hwc.

Please note, these workaround may not work for designs with multiple subsystems included.

The issue has been fixed in Vivado 2014.2.

AR# 60552
Date Created 05/07/2014
Last Updated 06/05/2014
Status Active
Type General Article
  • Vivado Design Suite - 2014.1
  • Vivado Design Suite - 2013.4
  • System Generator for DSP