We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60838

2014.1 Vivado IP Integrator, Block Memory Generator - "[BD 41-237] Bus Interface property MASTER_TYPE does not match between /axi_bram_ctrl_0_bram/BRAM_PORTA(BRAM_CTRL) and /BRAM_PORTA(OTHER)"?


When trying to create a HDL wrapper for a block diagram, I receive the following critical warnings :


What can cause this issue?


This warning is related to mode settings in the Block Memory Generator (BMG) GUI. 

When using the memory with an AXI BRAM Controller, the Mode option of the BMG GUI must be set to "BRAM Controller" to allow the AXI BRAM Controller to parameterize the core.

For all other uses, select Stand Alone mode, and ensure that all settings are compatible.

AR# 60838
Date Created 05/27/2014
Last Updated 03/11/2015
Status Active
Type General Article
  • Block Memory Generator