We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 60866

2013.4 Vivado Synthesis cannot infer ROM with address width larger than 15 bits


In Vivado 2013.4 and older versions, Vivado Synthesis cannot infer ROM with an address width larger than 15 bits.
The following message will be returned during Synthesis.

ROM "cRom" won't be mapped to RAM because address size (16) is larger than maximum supported(15)

What is the cause of this problem?


This is because the maximum address width supported for ROM inference is set to 15 by default in Vivado 2013.4 and older versions.

In 2014.1, this limitation is changed to 18.

The following Tcl command can be used to change this limitation as needed.

set_param synth.elaboration.rodinMoreOptions "rt::set_parameter maxRomAddrWidth n"

Where n is the max address width to be supported for ROM inference.
AR# 60866
Date Created 05/29/2014
Last Updated 09/04/2014
Status Active
Type General Article
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2013.2
  • More
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2012.4
  • Less