We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 61176

Tri-Mode Ethernet MAC v8.2 - Fatal errors when reading from statistic counters in simulation


I am receiving the Fatal error below when simulating the core to try to read registers with an address >= 0x318:

Fatal: (vsim-3421) Value 34 is out of range 0 to 33.
#    Time: 38348 ns  Iteration: 1  Protected: /tb_gcc_mgr_pv/u_Top_gcc_mgr_ison_wrap/I_Top_gcc_mgr_ison/I_top_ecc_transcod2alu/eth_mac_blk/I_fe_mac/U0/fe_mac_core// File: ../../gcc_mgr/rtl/tech_lib/tri_mode_ethernet_mac_v8_2_statistics_core.vhd
# 0
# Fatal error in file ../../gcc_mgr/rtl/tech_lib/tri_mode_ethernet_mac_v8_2_statistics_core.vhd


This error is received in simulations with HD and PFC register access when these options are not enabled.

This particular address, 0x318, points to the Statistics Counter for TX Multiple Collision Frames.

This Statistics counter is only defined in the RTL when HD support is enabled at the time of generating the IP.

As a result, theoretically it should not be addressed when there is no HD support in the IP.

The read address decoder in the RTL does not validate the address on bus and as a result the out of range errors are received in simulation.

This issue has been fixed in Vivado 2016.1.

Any registers or counters that are optionally included based on characterization should cleanly return 0s when not configured into the core.

This will greatly simplify driver code and end-user use of the block.

AR# 61176
Date 04/13/2016
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2014.1
  • Tri-Mode Ethernet MAC
Page Bookmarked