We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 62322

MIG 7-series QDR/RLD memory debug signals don't show bit wise assignment on Vivado 2013.3


Due to Vivado Hardware Manager change in the handling of ILA and debug ports, debug ports now show the bus name only.


There has been a change in the way the debug signals are displayed in Vivado Hardware Manager.
In the Hardware Manager ILA window, Instead of the individual signals described in the UG586 it will show an entire bus in the ILA probes.
To work around this, refer back to RTL signal assignment to expand the individual probes in the ILA waveform window.
This issue is to be resolved by Vivado 2014.4
 ILA_naming_Issue .PNG



Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 62322
Date Created 10/02/2014
Last Updated 10/15/2014
Status Active
Type General Article
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2014.3
  • MIG 7 Series