UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64273

LogiCORE IP SMPTE UHD-SDI - Does the IP support the Synchronous Switching feature of the SMPTE-SDI standard?

Description

Does the IP support the Synchronous Switching feature of the SMPTE-SDI standard?

Is it possible to perform source switching on line 6 for example, (i.e. switch one source for something else using a video switch) all running at HD-SDI?

Solution

Sync(ronous) switching is only valid when switching between two sources that are the same rate, and typically genlocked so that they are aligned to within a hundred pixels or so. 

It is always done on a specific line in the vertical blanking interval so that issues caused by the switch are invisible.


The Xilinx SDI cores fully support this, but you should keep in mind that the remainder of the line after the switch will be corrupted until the next EAV arrives and the RX can sync up again.  


This behavior is not unique to Xilinx. 

The IP operates similarly to comparable solutions in that all implementations behave the same way, with the line being corrupted until the next EAV comes along.

Linked Answer Records

Master Answer Records

AR# 64273
Date Created 04/15/2015
Last Updated 04/28/2015
Status Active
Type General Article
IP
  • SMPTE SD/HD/3G-SDI
  • SMPTE UHD-SDI