UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64301

2015.1 Vivado, AXI Chip2Chip v4.2 - PHY width (compact ratio) setting is overwritten after [Validate Design]

Description

In my IP Integrator block design, I change [PHY Width] to Compact 2-1 from the default setting of Compact 4-1 for AXI Chip2Chip configuration.

After [Validate Design], the setting is overwritten and changes back to the default setting "Compact 4-1". 

As a result, the PHY I/F data width is also changed.

 

1043518_chip2chip_phy_width.png

 

Solution

This issue will be fixed in Vivado 2015.2.

If you are using Vivado 2015.1, you can apply the attached patch file to solve this issue.

Download the patch and extract it to <Vivado Install Path>/Vivado/2015.1/data/ip/xilinx/.

Attachments

Associated Attachments

Name File Size File Type
axi_chip2chip_v4_2.zip 525 KB ZIP
AR# 64301
Date Created 04/16/2015
Last Updated 06/18/2015
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2015.1
IP
  • AXI Chip2Chip