UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64735

Vivado 2015.1 - Debug core is being generated with unconnected clock

Description

For certain designs In Vivado 2015.1, (Particularly those involving MIG) using the "Setup Debug" wizard to create a debug core leave the clk port unconnected and results in the following Critical Warning:

CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_mig_0/inst/u_rld3_mem_intfc/u_mig_rld3_phy/inst/u_rld3_infrastructure/c0_rld3_ui_clk'; it is inside a ChipScope core.


Implementation Fails due to this missing CLK.

Solution

This is a known issue in Vivado 2015.1, as it blocks debugging of signals inside ChipScope cores.

To work around this issue, do one of the following:

1. After the Set Up Debug step is completed and when the Critical Warning is seen, manually add the clock using the following Tcl command:

connect_debug_port u_ila_0/clk [get_nets [list c0_rld3_ui_clk ]]

2. Alternatively, use this set_param before the Setup Debug step:

set_param chipscope.forbidDebugCS false


This issue is fixed in Vivado 2015.2.

AR# 64735
Date Created 06/03/2015
Last Updated 07/15/2015
Status Active
Type General Article
Devices
  • Kintex-7
  • Virtex-7
Tools
  • Vivado Design Suite - 2015.1