We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 64798

KCU105 UG917 (1.2.1), YCbCr 4:2:2 format data mapping


UG917 (v1.2.1) KCU105 Board User Guide states on page 52 that "ADV5711 supports....YCbCr 4:2:2 encoding via 18-bit input data mapping".

"18 data lines" is also mentioned as a supported interface.

Is this correct?


The KCU105 uses 16-bit data lines connecting to the Kintex UltraScale FPGA on a board with the ADV7511 module.

The use of these data lines can be confirmed using the KCU105 schematics.

The ADV7511 supports 1080P 60 Hz, YCbCr 4:2:2 encoding via 16-bit input data mapping.

This information has been corrected in UG917 (v1.3).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
63175 Kintex UltraScale FPGA KCU105 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 64798
Date Created 06/15/2015
Last Updated 06/15/2015
Status Active
Type General Article
Boards & Kits
  • Kintex UltraScale FPGA KCU105 Evaluation Kit