We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65078

2015.2 UltraScale Partial Reconfiguration - CLOCKREGION based non-rectangular PR pblock fails to include the Lagunas in derived ranges


I have a PR design targeting on VU160, and there is a CLOCKREGION based non-rectangular PR pblock that covers both sides of the SLR boundary.

I expect the Laguna sites to be included into the derived_ranges, but the following error occurs in place_design:

ERROR: [DRC 23-20] Rule violation (HDPR-54) Reconfigurable Pblock that spans multiple SLRs must include LAGUNA resources - HD.RECONFIGURABLE Pblock 'gen_dpcct[2].u_dpcct' is not entirely contained within a single Super Logic Region (SLR) and does not contain any LAGUNA resources to cross from one SLR to the other. An entire column of LAGUNAs within a clock region on either side of the SLR is required for this pblock. Please include a LAGUNA range for this pblock or keep the pblock within a single SLR.

The error message means that the Laguna sites are not included into the derived_ranges.


In Vivado 2015.3, the clock region snapping support is improved and the Laguna sites can be included into derived_ranges for the CLOCKREGION based non-rectangular PR pblock properly.
AR# 65078
Date Created 07/28/2015
Last Updated 08/04/2015
Status Active
Type General Article
  • Vivado Design Suite - 2015.2