We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65079

KC705 User Guide UG810 (v1.6.1) - Table 1-9 - SYSCLK_N / _P I/O Standard


(UG810) KC705 Evaluation Board User Guide (v1.6.1) lists the Clock Source to FPGA U1 Connections in Table 1-9.

What is the correct I/O Standard for SYSCLK_N and SYSCLK_P?


SYSCLK_N and SYSCLK_P connect to U1 FPGA Pins AD11 and AD12 respectively.

AD11 and AD12 are in Bank 33 of the XC7K325T device.

Bank 33 is a HP I/O Bank.

The LVDS I/O standard is only available in the HP I/O banks and requires a VCCO of 1.8V.

The I/O Standard in Table 1-9 for SYSCLK_N and SYSCLK_P should be LVDS, not LVDS_25.

Table 1-9 is updated in UG810 v1.6.2:

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 65079
Date Created 07/28/2015
Last Updated 08/31/2015
Status Active
Type General Article
Boards & Kits
  • Kintex-7 FPGA KC705 Evaluation Kit