We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 65173

2015.2.1 - Vivado Speed Files - Known Issues - Under-reports/Over-reports in Speed Files for KU115 (-1/-2) and KU040/KU035 (-3)


This is a known issues article for the 2015.2.1 Speed Files for KU115 (-1/-2) and KU040/KU035 (-3).


When crossing SLR, derates (slow down or larger delays) or prorates (speed up or smaller delays) are used to emulate the effect of mismatched die. 

What should happen is that the uncommon delay is prorated 15% in slow analysis and derated 15% in fast analysis. 

What happens due to a bug is that uncommon delay is always prorated 95%. 

This can result in under-reports or over-reports. 

When the destination clock delay is affected (generally setup) it could be by around 1ns.

When source clock delay and data are affected (generally hold) it could be by several nanoseconds.

AR# 65173
Date Created 08/10/2015
Last Updated 08/10/2015
Status Active
Type Known Issues
  • Vivado Design Suite - 2015.2