UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66437

Zynq UltraScale+ MPSoC: psu_post_config (from psu_init.tcl) sometimes hangs on zcu102

Description

I am debugging a stand-alone application after programming a bitstream on a ZCU102 board:

The proper flow is:

source ./psu_init.tcl
psu_init
psu_post_config
fpga -f ./design_1_wrapper.bit

Most of the time my Tcl hangs on the psu_post_cofig waiting for PSU_PMU_GLOBAL_REQ_PWRUP_STATUS_PL to be 1.

Solution

The Tcl function psu_post_config is incorrect and it should be polling on PSU_PMU_GLOBAL_REQ_PWRUP_STATUS_PL to be 0.

AR# 66437
Date Created 01/19/2016
Last Updated 01/21/2016
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2015.4