We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66576

JESD204 - Clock stability


How important is clock stability for JESD204 designs?


For JESD204 designs, clocks must be stable for the IP to work correctly. In particular, the clock needs to be stable when SYSREF is being sampled, otherwise clock skew might be observed. 

A good JESD204 design will hold everything in reset until clocks are stable.

Linked Answer Records

Master Answer Records

AR# 66576
Date Created 02/09/2016
Last Updated 02/12/2016
Status Active
Type General Article
  • JESD204