We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 66938

UltraScale+ DDR4 IP - Usage of six or more DDP (Dual Die Package/Twin Die) components is limited to 2133Mbps operation. This limit is not adhered to within the DDR4 Wizard. Manual adherence to this limit is required.


Version Found: DDR4 v2.0

Version Resolved: See (Xilinx Answer 58435)

When targeting DDP (Dual Die Package/Twin Die) DDR4 components in UltraScale+, the data width can be expanded with multiple components.

Due to the double loading inside the DDP part and Xilinx signal integrity analysis, in order to achieve 2400Mbps, the number of components needs to be limited to five. 

For six or more components the frequency must be limited to 2133Mbps.


In Vivado 2016.1, this frequency and component number limit is not adhered to within the DDR4 Wizard. In addition, if an older IP version that violates the frequency requirement is brought into a newer version of Vivado, no DRC errors will occur.

You will need to manually ensure when selecting six or more components to set the frequency to 2133Mbps or less.

Revision History:

08/11/2016Updated to include message on DRC
04/13/2016Initial Release

Linked Answer Records

Master Answer Records

AR# 66938
Date Created 03/31/2016
Last Updated 08/19/2016
Status Active
Type Known Issues
  • Zynq UltraScale+ MPSoC
  • Kintex UltraScale+
  • Virtex UltraScale+
  • MIG UltraScale