UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 68866

Zynq UltraScale+ MPSoC - SGMII using PS-GTR - Why is the Zynq MP PHY driver reconfiguring the lanes previously set up for SGMII by the FSBL?

Description

Why is the Zynq MP PHY driver reconfiguring the lanes previously set up for SGMII by the FSBL?

Solution

The SERDES driver does not initialize the SGMII GT lane.

This issue is seen as a result of a work-around provided for silicon v1.0, but not applicable for 2.0.

To work-around the issue for v1.0 silicon, the xlnx,tx_termination_fix device-tree property should be removed from the device-tree. 

This will not reconfigure the PS GTR lanes.

AR# 68866
Date 05/08/2017
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
Page Bookmarked