We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 8509

CPLD XC9500/XL/XV: GSR is not used when using registers that are synchronously reset


General Description:

When using a register with Synchronous reset, such as an FDR, the reset is not

mapped to the Global Reset Signal (GSR).


The only way to emulate a synchronous reset with the XC9500 family register is to

gate the reset signal with the D input signal. Hence this is created via Product

Terms and the reset signal cannot utilize the GSR.

Please refer to the Libraries guide for further information on these macros


AR# 8509
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article